{"id":"https://openalex.org/W1983196862","doi":"https://doi.org/10.1145/2700081","title":"Modeling and Analyzing Dataflow Applications on NoC-Based Many-Core Architectures","display_name":"Modeling and Analyzing Dataflow Applications on NoC-Based Many-Core Architectures","publication_year":2015,"publication_date":"2015-04-21","ids":{"openalex":"https://openalex.org/W1983196862","doi":"https://doi.org/10.1145/2700081","mag":"1983196862"},"language":"en","primary_location":{"id":"doi:10.1145/2700081","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2700081","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110098130","display_name":"Jean-Vivien Millo","orcid":null},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Jean-Vivien Millo","raw_affiliation_strings":["University of Nice Sophia Antipolis"],"affiliations":[{"raw_affiliation_string":"University of Nice Sophia Antipolis","institution_ids":["https://openalex.org/I201841394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055204040","display_name":"\u00c9milien Kofman","orcid":null},"institutions":[{"id":"https://openalex.org/I201841394","display_name":"Universit\u00e9 C\u00f4te d'Azur","ror":"https://ror.org/019tgvf94","country_code":"FR","type":"education","lineage":["https://openalex.org/I201841394"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emilien Kofman","raw_affiliation_strings":["University of Nice Sophia Antipolis","AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints (France)"],"affiliations":[{"raw_affiliation_string":"University of Nice Sophia Antipolis","institution_ids":["https://openalex.org/I201841394"]},{"raw_affiliation_string":"AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints (France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103266406","display_name":"Rosaria Simone","orcid":"https://orcid.org/0000-0002-6844-6418"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I4210106545","display_name":"Research Centre Inria Sophia Antipolis - M\u00e9diterran\u00e9e","ror":"https://ror.org/01nzkaw91","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283","https://openalex.org/I201841394","https://openalex.org/I4210106545"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Robert De Simone","raw_affiliation_strings":["INRIA Sophia-M\u00e9diterran\u00e9e","AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints (France)"],"affiliations":[{"raw_affiliation_string":"INRIA Sophia-M\u00e9diterran\u00e9e","institution_ids":["https://openalex.org/I4210106545","https://openalex.org/I1326498283"]},{"raw_affiliation_string":"AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110098130"],"corresponding_institution_ids":["https://openalex.org/I201841394"],"apc_list":null,"apc_paid":null,"fwci":0.6761,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73943783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"14","issue":"3","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9789553880691528},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7445148229598999},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.6674343347549438},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6211605668067932},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6135382056236267},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5743670463562012},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5394154191017151},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5272941589355469},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5209397077560425},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5104650259017944},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4787273108959198},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4291286766529083},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.39376741647720337},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2953694462776184},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.22230270504951477},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17343935370445251},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08983045816421509},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07788881659507751}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9789553880691528},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7445148229598999},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.6674343347549438},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6211605668067932},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6135382056236267},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5743670463562012},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5394154191017151},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5272941589355469},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5209397077560425},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5104650259017944},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4787273108959198},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4291286766529083},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39376741647720337},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2953694462776184},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.22230270504951477},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17343935370445251},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08983045816421509},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07788881659507751},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2700081","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2700081","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-01097315v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01097315","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://dl.acm.org/citation.cfm?id=2700081","raw_type":"Journal articles"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W14063698","https://openalex.org/W188934057","https://openalex.org/W413572962","https://openalex.org/W654300311","https://openalex.org/W1548168045","https://openalex.org/W1551389733","https://openalex.org/W1553929433","https://openalex.org/W1556859836","https://openalex.org/W1561267729","https://openalex.org/W1566414661","https://openalex.org/W1593495633","https://openalex.org/W1595885266","https://openalex.org/W1597755753","https://openalex.org/W1600109016","https://openalex.org/W1793862799","https://openalex.org/W1798570511","https://openalex.org/W1860183717","https://openalex.org/W1970141743","https://openalex.org/W1974927420","https://openalex.org/W1981183366","https://openalex.org/W1993742654","https://openalex.org/W2002252837","https://openalex.org/W2003596264","https://openalex.org/W2012959791","https://openalex.org/W2015723506","https://openalex.org/W2021767866","https://openalex.org/W2027565429","https://openalex.org/W2046382262","https://openalex.org/W2054613700","https://openalex.org/W2079612567","https://openalex.org/W2091158003","https://openalex.org/W2097755092","https://openalex.org/W2101431901","https://openalex.org/W2104922219","https://openalex.org/W2108258190","https://openalex.org/W2108662993","https://openalex.org/W2119699246","https://openalex.org/W2120431055","https://openalex.org/W2126013065","https://openalex.org/W2137865376","https://openalex.org/W2140837302","https://openalex.org/W2142650179","https://openalex.org/W2149377475","https://openalex.org/W2158149088","https://openalex.org/W2164890169","https://openalex.org/W2194869982","https://openalex.org/W2336894004","https://openalex.org/W2603415636","https://openalex.org/W2623200306","https://openalex.org/W2749252637","https://openalex.org/W3144068561","https://openalex.org/W3214824404","https://openalex.org/W4232339089","https://openalex.org/W4252317835","https://openalex.org/W4285719527","https://openalex.org/W4300753678","https://openalex.org/W4318478584"],"related_works":["https://openalex.org/W2564598376","https://openalex.org/W1484403103","https://openalex.org/W2584408851","https://openalex.org/W2115158825","https://openalex.org/W2101960124","https://openalex.org/W4377693460","https://openalex.org/W2783505431","https://openalex.org/W2521947294","https://openalex.org/W4236419692","https://openalex.org/W2017802743"],"abstract_inverted_index":{"The":[0,15,49],"advent":[1],"of":[2,9,43,51,77,86],"chip-level":[3],"parallel":[4],"architectures":[5],"prompted":[6],"a":[7,64,87,91],"renewal":[8],"interest":[10],"into":[11,90],"dataflow":[12,65],"process":[13,66],"networks.":[14],"trend":[16],"is":[17,29,40,54],"to":[18,31,59],"model":[19,28],"an":[20],"application":[21,89],"independently":[22],"from":[23],"the":[24,27,34,41,46,75,79,84],"architecture,":[25],"then":[26],"morphed":[30],"best":[32],"fit":[33],"target":[35],"architecture.":[36],"One":[37],"downplayed":[38],"aspect":[39],"mapping":[42],"communications":[44,53],"through":[45],"on-chip":[47],"topology.":[48],"cost":[50],"such":[52],"often":[55],"prevalent":[56],"with":[57],"regard":[58],"computations.":[60],"This":[61],"article":[62],"establishes":[63],"network":[67],"called":[68],"K-periodically":[69],"Routed":[70],"Graph":[71],"(KRG),":[72],"which":[73],"serves":[74],"role":[76],"representing":[78],"various":[80],"routing":[81],"decisions":[82],"during":[83],"transformation":[85],"genuine":[88],"architecture-aware":[92],"version":[93],"for":[94],"this":[95],"application.":[96]},"counts_by_year":[{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}