{"id":"https://openalex.org/W2003042495","doi":"https://doi.org/10.1145/2700075","title":"Exploiting Concurrency for the Automated Synthesis of MPSoC Interconnects","display_name":"Exploiting Concurrency for the Automated Synthesis of MPSoC Interconnects","publication_year":2015,"publication_date":"2015-04-30","ids":{"openalex":"https://openalex.org/W2003042495","doi":"https://doi.org/10.1145/2700075","mag":"2003042495"},"language":"en","primary_location":{"id":"doi:10.1145/2700075","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2700075","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088628660","display_name":"Alessandro Cilardo","orcid":"https://orcid.org/0000-0002-1685-8736"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Cilardo","raw_affiliation_strings":["Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy","[Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy","institution_ids":["https://openalex.org/I71267560"]},{"raw_affiliation_string":"[Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy]","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042051299","display_name":"Edoardo Fusella","orcid":"https://orcid.org/0000-0002-2039-0435"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Edoardo Fusella","raw_affiliation_strings":["Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy","[Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy","institution_ids":["https://openalex.org/I71267560"]},{"raw_affiliation_string":"[Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy]","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025764181","display_name":"Luca Gallo","orcid":"https://orcid.org/0000-0002-2160-8467"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Gallo","raw_affiliation_strings":["Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy","[Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy","institution_ids":["https://openalex.org/I71267560"]},{"raw_affiliation_string":"[Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy]","institution_ids":["https://openalex.org/I71267560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088599156","display_name":"Antonino Mazzeo","orcid":"https://orcid.org/0000-0002-4404-7738"},"institutions":[{"id":"https://openalex.org/I71267560","display_name":"University of Naples Federico II","ror":"https://ror.org/05290cv24","country_code":"IT","type":"education","lineage":["https://openalex.org/I71267560"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonino Mazzeo","raw_affiliation_strings":["Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy","[Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy","institution_ids":["https://openalex.org/I71267560"]},{"raw_affiliation_string":"[Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Italy]","institution_ids":["https://openalex.org/I71267560"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I71267560"],"apc_list":null,"apc_paid":null,"fwci":4.062,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.94284219,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"14","issue":"3","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8657621145248413},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8374835848808289},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6865744590759277},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6689697504043579},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.6245596408843994},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6178779006004333},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.552500307559967},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.544710099697113},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5200619101524353},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5035566687583923},{"id":"https://openalex.org/keywords/rotation-formalisms-in-three-dimensions","display_name":"Rotation formalisms in three dimensions","score":0.49043604731559753},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4796026945114136},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.44451627135276794},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.4185393154621124},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.41750967502593994},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3579181134700775},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3237190842628479},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16625630855560303}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8657621145248413},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8374835848808289},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6865744590759277},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6689697504043579},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.6245596408843994},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6178779006004333},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.552500307559967},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.544710099697113},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5200619101524353},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5035566687583923},{"id":"https://openalex.org/C171018156","wikidata":"https://www.wikidata.org/wiki/Q7370306","display_name":"Rotation formalisms in three dimensions","level":2,"score":0.49043604731559753},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4796026945114136},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.44451627135276794},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.4185393154621124},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.41750967502593994},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3579181134700775},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3237190842628479},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16625630855560303},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2700075","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2700075","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Partnerships for the goals","id":"https://metadata.un.org/sdg/17"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W12160676","https://openalex.org/W1485231466","https://openalex.org/W1559789667","https://openalex.org/W1599634910","https://openalex.org/W1718568730","https://openalex.org/W1781660856","https://openalex.org/W1963638851","https://openalex.org/W1966558833","https://openalex.org/W1969899927","https://openalex.org/W1970871468","https://openalex.org/W1972145570","https://openalex.org/W1982020663","https://openalex.org/W1983384989","https://openalex.org/W2000199097","https://openalex.org/W2013719680","https://openalex.org/W2078961145","https://openalex.org/W2096783892","https://openalex.org/W2097645701","https://openalex.org/W2098156582","https://openalex.org/W2101633590","https://openalex.org/W2103460520","https://openalex.org/W2107772170","https://openalex.org/W2111413831","https://openalex.org/W2123184444","https://openalex.org/W2129183345","https://openalex.org/W2129442721","https://openalex.org/W2132249049","https://openalex.org/W2134049183","https://openalex.org/W2135627564","https://openalex.org/W2142386205","https://openalex.org/W2145023731","https://openalex.org/W2149935279","https://openalex.org/W2151216634","https://openalex.org/W2151415616","https://openalex.org/W2152099665","https://openalex.org/W2157577358","https://openalex.org/W2159247054","https://openalex.org/W2160642395","https://openalex.org/W2160847478","https://openalex.org/W2162356917","https://openalex.org/W2164181805","https://openalex.org/W2169298952","https://openalex.org/W2171221402","https://openalex.org/W2554621958","https://openalex.org/W3098199008","https://openalex.org/W4242409798","https://openalex.org/W4247583445","https://openalex.org/W4285719527","https://openalex.org/W4300101428"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W3116777825","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W4294611724","https://openalex.org/W4240606930","https://openalex.org/W3043614744","https://openalex.org/W2105957719"],"abstract_inverted_index":{"Multiprocessor":[0],"Systems-on-Chip":[1],"(MPSoC)":[2],"applications":[3],"can":[4],"rely":[5],"today":[6],"on":[7,65],"a":[8,127,135,162,204],"very":[9],"large":[10],"spectrum":[11],"of":[12,48,101,104,126,146,194],"interconnection":[13,158],"topologies":[14],"potentially":[15],"meeting":[16],"given":[17,166],"communication":[18,32,41,115,149,163],"requirements,":[19,150],"determining":[20],"various":[21],"trade-offs":[22],"between":[23,114],"cost":[24],"and":[25,73,137,175,198],"performance.":[26],"Building":[27],"interconnects":[28],"that":[29],"enable":[30],"concurrent":[31,67,78],"tasks":[33],"introduces":[34],"decisive":[35],"opportunities":[36],"for":[37],"reducing":[38],"the":[39,51,93,99,120,124,141,144,147,173,176,192,195,200,210],"overall":[40],"latency.":[42],"This":[43],"work":[44],"identifies":[45],"three":[46],"levels":[47],"parallelism":[49,55],"at":[50,97],"interconnect":[52,68,138],"level:":[53],"global":[54],"across":[56,80],"different":[57,81],"independent":[58],"domains;":[59],"local":[60,82],"or":[61],"intradomain":[62],"parallelism,":[63,75],"relying":[64],"inherently":[66],"components":[69],"such":[70,181],"as":[71],"crossbars;":[72],"interdomain":[74],"where":[76],"multiple":[77],"paths":[79],"domains":[83],"are":[84],"exploited.":[85],"We":[86],"propose":[87],"an":[88,155],"automated":[89],"methodology":[90,142,177],"to":[91,179],"search":[92],"design":[94,121],"space,":[95,122],"aimed":[96],"maximizing":[98],"exploitation":[100],"these":[102],"forms":[103],"parallelism.":[105],"The":[106,169],"approach":[107,197],"also":[108,186],"takes":[109],"into":[110,154],"consideration":[111],"possible":[112],"dependencies":[113],"tasks,":[116],"which":[117],"further":[118],"constrains":[119],"making":[123],"identification":[125],"feasible":[128],"solution":[129],"more":[130],"challenging.":[131],"By":[132],"jointly":[133],"solving":[134],"scheduling":[136],"synthesis":[139],"problem,":[140],"turns":[143],"description":[145],"application":[148],"including":[151],"data":[152],"dependencies,":[153],"on-chip":[156],"synthesizable":[157],"structure":[159],"along":[160],"with":[161,203],"schedule":[164],"satisfying":[165],"area":[167],"constraints.":[168],"article":[170],"thoroughly":[171],"describes":[172],"formalisms":[174],"used":[178],"derive":[180],"optimized":[182],"heterogeneous":[183],"topologies.":[184],"It":[185],"discusses":[187],"some":[188],"case":[189],"studies":[190],"emphasizing":[191],"impact":[193],"proposed":[196],"highlighting":[199],"essential":[201],"differences":[202],"few":[205],"other":[206],"solutions":[207],"presented":[208],"in":[209],"technical":[211],"literature.":[212]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":6}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}