{"id":"https://openalex.org/W2040760679","doi":"https://doi.org/10.1145/2699863","title":"Reconfigurable Scan Networks","display_name":"Reconfigurable Scan Networks","publication_year":2015,"publication_date":"2015-03-02","ids":{"openalex":"https://openalex.org/W2040760679","doi":"https://doi.org/10.1145/2699863","mag":"2040760679"},"language":"en","primary_location":{"id":"doi:10.1145/2699863","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2699863","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068678852","display_name":"Rafa\u0142 Baranowski","orcid":"https://orcid.org/0000-0002-3837-8194"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rafal Baranowski","raw_affiliation_strings":["University of Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058173647","display_name":"Michael A. Kochte","orcid":"https://orcid.org/0000-0002-1228-3402"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael A. Kochte","raw_affiliation_strings":["University of Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008775226","display_name":"Hans-Joachim Wunderlich","orcid":"https://orcid.org/0000-0003-4536-8290"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans-Joachim Wunderlich","raw_affiliation_strings":["University of Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":null,"fwci":4.516,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.94710216,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"20","issue":"2","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8659710884094238},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7325649261474609},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5856319069862366},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5021805763244629},{"id":"https://openalex.org/keywords/retargeting","display_name":"Retargeting","score":0.4852140247821808},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.452072411775589},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4335399270057678},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.42633000016212463},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40659642219543457},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35261860489845276},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1599988341331482},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1114463210105896},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09672865271568298}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8659710884094238},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7325649261474609},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5856319069862366},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5021805763244629},{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.4852140247821808},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.452072411775589},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4335399270057678},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.42633000016212463},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40659642219543457},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35261860489845276},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1599988341331482},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1114463210105896},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09672865271568298},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2699863","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2699863","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6499999761581421}],"awards":[{"id":"https://openalex.org/G4419233784","display_name":null,"funder_award_id":"WU 245/17-1 (ACCESS)","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W112790669","https://openalex.org/W960082317","https://openalex.org/W1483568252","https://openalex.org/W1495266209","https://openalex.org/W1510368738","https://openalex.org/W1513230022","https://openalex.org/W1553689591","https://openalex.org/W1583869287","https://openalex.org/W1917590380","https://openalex.org/W1965393465","https://openalex.org/W2004363858","https://openalex.org/W2004437077","https://openalex.org/W2028504835","https://openalex.org/W2033041531","https://openalex.org/W2049600047","https://openalex.org/W2096634353","https://openalex.org/W2109355243","https://openalex.org/W2116758077","https://openalex.org/W2128285650","https://openalex.org/W2135660490","https://openalex.org/W2139027747","https://openalex.org/W2142310917","https://openalex.org/W2143586611","https://openalex.org/W2147344875","https://openalex.org/W2151243068","https://openalex.org/W2171473927","https://openalex.org/W2403604573","https://openalex.org/W2433327602","https://openalex.org/W2488840765","https://openalex.org/W2561675875","https://openalex.org/W4245478677","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1974621628","https://openalex.org/W2118952760","https://openalex.org/W2075356617","https://openalex.org/W2274367941","https://openalex.org/W2390529848","https://openalex.org/W2763030692","https://openalex.org/W2073042086","https://openalex.org/W2143881398","https://openalex.org/W2092894550","https://openalex.org/W2789883751"],"abstract_inverted_index":{"Efficient":[0],"access":[1,88,120,179,188,195],"to":[2,39,78,104,114,157,189],"on-chip":[3,46],"instrumentation":[4],"is":[5,154],"a":[6,92,96,129],"key":[7],"requirement":[8],"for":[9,23,64],"post-silicon":[10],"validation,":[11],"test,":[12],"debug,":[13],"bringup,":[14],"and":[15,28,36,54,59,72,108,116,132,146,153,159,198],"diagnosis.":[16],"Reconfigurable":[17,48],"scan":[18,49,65,94,151,161,171,192],"networks,":[19,172],"as":[20,33,173,175],"proposed":[21,182],"by,":[22],"example,":[24],"IEEE":[25,29],"Std":[26,30],"1687-2014":[27],"1149.1-2013,":[31],"emerge":[32],"an":[34,89],"effective":[35],"affordable":[37],"means":[38],"cope":[40],"with":[41],"the":[42,105,111,119,138],"increasing":[43],"complexity":[44],"of":[45,82,85,110,149,169,178],"infrastructure.":[47],"networks":[50,152],"are":[51,75],"often":[52],"hierarchical":[53],"may":[55],"have":[56],"complex":[57,130,170],"structural":[58,70,145],"functional":[60,73,147],"dependencies.":[61],"Common":[62],"approaches":[63],"verification":[66,168],"based":[67],"on":[68],"static":[69],"analysis":[71],"simulation":[74],"not":[76],"sufficient":[77],"ensure":[79],"correct":[80],"operation":[81],"these":[83],"types":[84],"architectures.":[86,162],"To":[87],"instrument":[90],"in":[91],"reconfigurable":[93,150],"network,":[95],"scan-in":[97,201],"bit":[98],"sequence":[99],"must":[100],"be":[101],"generated":[102],"according":[103],"current":[106],"state":[107],"structure":[109],"network.":[112],"Due":[113],"sequential":[115],"combinational":[117],"dependencies,":[118],"pattern":[121,125,183],"generation":[122,177,184],"process":[123],"(":[124,194],"retargeting":[126],")":[127,197],"poses":[128],"decision":[131],"optimization":[133],"problem.":[134],"This":[135,163],"article":[136],"presents":[137],"first":[139],"generalized":[140],"formal":[141,167],"model":[142,164],"that":[143],"considers":[144],"dependencies":[148],"directly":[155],"applicable":[156],"1687-2014-based":[158],"1149.1-2013-based":[160],"enables":[165],"efficient":[166],"well":[174],"automatic":[176],"patterns.":[180],"The":[181],"method":[185],"supports":[186],"concurrent":[187],"multiple":[190],"target":[191],"registers":[193],"merging":[196],"generates":[199],"short":[200],"sequences.":[202]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":6}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}