{"id":"https://openalex.org/W2067161261","doi":"https://doi.org/10.1145/2699837","title":"A Tool for Analog/RF BIST Evaluation Using Statistical Models of Circuit Parameters","display_name":"A Tool for Analog/RF BIST Evaluation Using Statistical Models of Circuit Parameters","publication_year":2015,"publication_date":"2015-03-02","ids":{"openalex":"https://openalex.org/W2067161261","doi":"https://doi.org/10.1145/2699837","mag":"2067161261"},"language":"en","primary_location":{"id":"doi:10.1145/2699837","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2699837","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024684157","display_name":"Kamel Beznia","orcid":null},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Kamel Beznia","raw_affiliation_strings":["University of Brest, Cedex, France"],"affiliations":[{"raw_affiliation_string":"University of Brest, Cedex, France","institution_ids":["https://openalex.org/I161929037"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079720434","display_name":"Ahc\u00e8ne Bounceur","orcid":"https://orcid.org/0000-0002-0043-7742"},"institutions":[{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210145102","https://openalex.org/I4210159245","https://openalex.org/I4412460332"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ahcene Bounceur","raw_affiliation_strings":["University of Brest, Cedex, France","Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance (UMR 3192) (Technopole Brest Iroise BP 832 29285 BREST CEDEX - France)"],"affiliations":[{"raw_affiliation_string":"University of Brest, Cedex, France","institution_ids":["https://openalex.org/I161929037"]},{"raw_affiliation_string":"Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance (UMR 3192) (Technopole Brest Iroise BP 832 29285 BREST CEDEX - France)","institution_ids":["https://openalex.org/I161929037","https://openalex.org/I4210123702"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070912266","display_name":"Reinhardt Euler","orcid":"https://orcid.org/0000-0002-4294-286X"},"institutions":[{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Reinhardt Euler","raw_affiliation_strings":["University of Brest, Cedex, France"],"affiliations":[{"raw_affiliation_string":"University of Brest, Cedex, France","institution_ids":["https://openalex.org/I161929037"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061963866","display_name":"Salvador Mir","orcid":"https://orcid.org/0000-0001-9911-8946"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Salvador Mir","raw_affiliation_strings":["TIMA Laboratory, Grenoble Cedex, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble Cedex, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024684157"],"corresponding_institution_ids":["https://openalex.org/I161929037"],"apc_list":null,"apc_paid":null,"fwci":1.3265,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80842142,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"20","issue":"2","first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7704504728317261},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6455212831497192},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4943504333496094},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.46568718552589417},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.45439934730529785},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4437096416950226},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4281231760978699},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4200001060962677},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4115246832370758},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3509960174560547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14252129197120667},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12147155404090881},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1126176118850708},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09587156772613525},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09405562281608582}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7704504728317261},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6455212831497192},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4943504333496094},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.46568718552589417},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.45439934730529785},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4437096416950226},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4281231760978699},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4200001060962677},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4115246832370758},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3509960174560547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14252129197120667},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12147155404090881},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1126176118850708},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09587156772613525},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09405562281608582},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2699837","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2699837","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-01081198v1","is_oa":false,"landing_page_url":"https://hal.univ-brest.fr/hal-01081198","pdf_url":null,"source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems, 2015, pp.23. ⟨10.1145/2699837⟩","raw_type":"Journal articles"},{"id":"pmh:oai:HAL:hal-01142592v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01142592","pdf_url":null,"source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems, 2015, 20 (2), pp.Article No. 31. ⟨10.1145/2699837⟩","raw_type":"Journal articles"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1986602429","https://openalex.org/W2004981962","https://openalex.org/W2014669288","https://openalex.org/W2015339214","https://openalex.org/W2018729725","https://openalex.org/W2034650804","https://openalex.org/W2054957279","https://openalex.org/W2067650350","https://openalex.org/W2072258798","https://openalex.org/W2077564964","https://openalex.org/W2077773002","https://openalex.org/W2095897463","https://openalex.org/W2107756161","https://openalex.org/W2109824007","https://openalex.org/W2119436275","https://openalex.org/W2130282462","https://openalex.org/W2155947222","https://openalex.org/W2599141619","https://openalex.org/W2620707009","https://openalex.org/W2724252972","https://openalex.org/W2907233437","https://openalex.org/W3105477608","https://openalex.org/W3122023050","https://openalex.org/W4254156796"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W2154529098","https://openalex.org/W2109319621"],"abstract_inverted_index":{"Testing":[0],"analog":[1],"integrated":[2,177],"circuits":[3,77],"is":[4,67,90,196],"expensive":[5],"in":[6,114,140],"terms":[7],"of":[8,38,52,55,86,101,111,124,155,172,187,190,201,213],"both":[9],"test":[10,56,60,88,117,191],"equipment":[11],"and":[12,62,98,136,160],"time.":[13],"To":[14],"reduce":[15],"the":[16,36,46,53,84,99,107,112,116,125,134,141,153,185,188,199,211],"cost,":[17],"Design-For-Test":[18],"techniques":[19,162,174],"(DFT)":[20],"such":[21,58],"as":[22,49,59],"Built-In":[23],"Self-Test":[24],"(BIST)":[25],"have":[26,175],"been":[27,176],"developed.":[28],"For":[29],"a":[30,39,50,149,179,202],"given":[31],"Circuit":[32],"Under":[33],"Test":[34,181],"(CUT),":[35],"choice":[37],"suitable":[40],"technique":[41],"should":[42],"be":[43,130,165],"made":[44,91],"at":[45],"design":[47],"stage":[48],"result":[51],"analysis":[54],"metrics":[57,89,118,192],"escapes":[61],"yield":[63],"loss.":[64],"However,":[65],"it":[66],"very":[68],"hard":[69],"to":[70,132],"carry":[71],"out":[72],"this":[73,145],"estimation":[74,85,195],"for":[75,152,167,184,198,205],"analog/RF":[76],"by":[78,93],"using":[79],"fault":[80],"simulation":[81],"techniques.":[82,217],"Instead,":[83],"parametric":[87],"possible":[92],"Monte":[94],"Carlo":[95],"circuit-level":[96],"simulations":[97,135],"construction":[100],"statistical":[102,158,215],"models.":[103,170],"These":[104],"models":[105,123,159],"represent":[106],"output":[108],"parameter":[109,127],"space":[110,128],"CUT":[113],"which":[115],"are":[119],"defined.":[120],"In":[121,144],"addition,":[122],"input":[126],"may":[129],"required":[131],"accelerate":[133],"obtain":[137],"higher":[138],"confidence":[139],"DFT":[142],"choices.":[143],"work,":[146],"we":[147],"describe":[148],"methodological":[150],"flow":[151],"selection":[154],"most":[156],"adequate":[157],"several":[161],"that":[163,209],"can":[164],"used":[166],"obtaining":[168],"these":[169,173],"Some":[171],"into":[178],"Computer-Aided":[180],"(CAT)":[182],"tool":[183],"automation":[186],"process":[189],"estimation.":[193],"This":[194],"illustrated":[197],"case":[200],"BIST":[203],"solution":[204],"CMOS":[206],"imager":[207],"pixels":[208],"requires":[210],"use":[212],"advanced":[214],"modeling":[216]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-03-29T08:15:47.926485","created_date":"2016-06-24T00:00:00"}