{"id":"https://openalex.org/W2049595452","doi":"https://doi.org/10.1145/2684746.2689143","title":"Toward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only)","display_name":"Toward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only)","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W2049595452","doi":"https://doi.org/10.1145/2684746.2689143","mag":"2049595452"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689143","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101586616","display_name":"Wei Wu","orcid":"https://orcid.org/0000-0003-0785-4925"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Wu","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078298822","display_name":"Peng Gu","orcid":"https://orcid.org/0000-0002-2663-4568"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Gu","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006232460","display_name":"Yen\u2010Lung Chen","orcid":"https://orcid.org/0000-0003-1580-9139"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Lung Chen","raw_affiliation_strings":["National Central Unviersity, Jhongli, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central Unviersity, Jhongli, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Liu","raw_affiliation_strings":["National Central Unviersity, Jhongli, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central Unviersity, Jhongli, Taiwan Roc","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025807083","display_name":"Sudhakar Pamarti","orcid":"https://orcid.org/0000-0003-1457-7508"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Pamarti","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101530541","display_name":"Chang Wu","orcid":"https://orcid.org/0000-0003-2590-6338"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chang Wu","raw_affiliation_strings":["Fudan University, Shanghai, China","Fudan University Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"Fudan University Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008695429","display_name":"Lei He","orcid":"https://orcid.org/0000-0002-5266-3805"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1819,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55512417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"276","last_page":"276"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7958264350891113},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7774505615234375},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6051515936851501},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5580896735191345},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5567020177841187},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.49311134219169617},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4576181471347809},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4478769600391388},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4415782392024994},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.42165112495422363},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4182162880897522},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36377668380737305},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.353471577167511},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.28216588497161865},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16583532094955444},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14593905210494995},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09224441647529602},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.08966833353042603}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7958264350891113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7774505615234375},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6051515936851501},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5580896735191345},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5567020177841187},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.49311134219169617},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4576181471347809},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4478769600391388},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4415782392024994},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.42165112495422363},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4182162880897522},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36377668380737305},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.353471577167511},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28216588497161865},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16583532094955444},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14593905210494995},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09224441647529602},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.08966833353042603},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2684746.2689143","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689143","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W2106791114","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2001552871","https://openalex.org/W1917800633","https://openalex.org/W2357284929","https://openalex.org/W1862020018"],"abstract_inverted_index":{"Software":[0],"simulation":[1],"of":[2,139,147,153,184,190],"analog":[3,30,45,141],"and":[4,53,108,133],"mixed-signal":[5],"circuits":[6,15,182],"often":[7],"takes":[8],"a":[9,88,105,118,137,165],"long":[10],"computing":[11,95],"time.":[12],"Unlike":[13],"digital":[14,39],"that":[16],"can":[17,174],"be":[18,78,175],"validated":[19],"by":[20],"FPGA":[21],"emulation,":[22],"there":[23],"is":[24,85,113,128,158],"no":[25],"winning":[26],"emulation":[27,71,82],"solution":[28],"for":[29,136],"circuits.":[31],"As":[32],"the":[33,70,94,131,144,148,155,185,191],"first":[34],"step":[35,84],"to":[36,42,50,60,180],"applying":[37],"wave":[38],"filter":[40],"(WDF)":[41],"emulate":[43],"post-layout":[44],"circuits,":[46,142],"we":[47,68],"present":[48],"how":[49],"map":[51],"linear":[52],"nonlinear":[54],"components":[55],"in":[56,75,117],"an":[57],"original":[58],"circuit":[59,72],"WDFs":[61],"with":[62],"exactly":[63],"same":[64],"behaviors.":[65],"To":[66,77],"validate,":[67],"implement":[69],"(i.e.,":[73],"WDFs)":[74],"FPGA.":[76,124],"more":[79],"specific,":[80],"each":[81],"time":[83],"executed":[86],"as":[87,104],"finite":[89],"state":[90],"machine,":[91],"while":[92],"all":[93],"resource,":[96],"e.g.":[97],"floating":[98],"point":[99],"units":[100],"(FPU),":[101],"are":[102],"shared":[103],"resource":[106,121],"pool":[107],"used":[109],"only":[110],"when":[111,177],"it":[112,178],"necessary,":[114],"which":[115],"result":[116],"very":[119],"small":[120,166],"consumption":[122],"on":[123,164],"Virtually":[125],"perfect":[126],"match":[127],"obtained":[129],"between":[130],"Verilog":[132],"SPICE":[134],"simulations":[135],"number":[138],"primitive":[140],"indicating":[143],"high":[145],"accuracy":[146],"proposed":[149],"emulation.":[150],"In":[151],"terms":[152],"runtime,":[154],"WDF":[156,192],"implementation":[157],"about":[159],"3-4x":[160],"faster":[161],"than":[162],"HSPICE":[163],"two-stage":[167],"differential":[168],"amplifier":[169],"circuit.":[170],"And":[171],"better":[172],"speedup":[173],"anticipated":[176],"scales":[179],"larger":[181],"because":[183],"underlying":[186],"binary":[187],"tree":[188],"structure":[189],"implementation.":[193]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}