{"id":"https://openalex.org/W1967058419","doi":"https://doi.org/10.1145/2684746.2689141","title":"An Automatic Design Flow for Hybrid Parallel Computing on MPSoCs (Abstract Only)","display_name":"An Automatic Design Flow for Hybrid Parallel Computing on MPSoCs (Abstract Only)","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W1967058419","doi":"https://doi.org/10.1145/2684746.2689141","mag":"1967058419"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689141","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003927836","display_name":"Hongyuan Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongyuan Ding","raw_affiliation_strings":["University of Arkansas, Fayetteville, AR, USA","University of Arkansas, Fayetteville,, AR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"University of Arkansas, Fayetteville,, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069173833","display_name":"Miaoqing Huang","orcid":"https://orcid.org/0000-0001-7376-3744"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miaoqing Huang","raw_affiliation_strings":["University of Arkansas, Fayetteville, AR, USA","University of Arkansas, Fayetteville,, AR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Arkansas, Fayetteville, AR, USA","institution_ids":["https://openalex.org/I78715868"]},{"raw_affiliation_string":"University of Arkansas, Fayetteville,, AR, USA","institution_ids":["https://openalex.org/I78715868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78715868"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"275"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8363385200500488},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.832465648651123},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6810809969902039},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6692850589752197},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6310189366340637},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5719186067581177},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5448011755943298},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5307676196098328},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5301980376243591},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4911348521709442},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48168572783470154},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4723440408706665},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.198299378156662}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8363385200500488},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.832465648651123},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6810809969902039},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6692850589752197},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6310189366340637},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5719186067581177},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5448011755943298},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5307676196098328},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5301980376243591},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4911348521709442},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48168572783470154},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4723440408706665},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.198299378156662},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2684746.2689141","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[{"id":"https://openalex.org/G6969734895","display_name":null,"funder_award_id":"12-2012EPSCoR-0026","funder_id":"https://openalex.org/F4320306101","funder_display_name":"National Aeronautics and Space Administration"},{"id":"https://openalex.org/G7893757015","display_name":null,"funder_award_id":"CNS-1219062","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306101","display_name":"National Aeronautics and Space Administration","ror":"https://ror.org/027ka1x80"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2544617286","https://openalex.org/W2106200299","https://openalex.org/W2148915962","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2002682434","https://openalex.org/W2016843712","https://openalex.org/W2133408453","https://openalex.org/W2051542972"],"abstract_inverted_index":{"State-of-the-art":[0],"high-level":[1],"synthesis":[2],"(HLS)":[3],"tools":[4],"are":[5],"able":[6],"to":[7,13,26,73],"lower":[8],"the":[9,53,81,98],"threshold":[10],"for":[11,114],"designers":[12],"exploit":[14],"performance":[15],"benefits":[16],"of":[17],"hardware":[18,47,54,77,83],"accelerators.":[19],"However,":[20],"it":[21],"is":[22,71],"still":[23],"a":[24,30,66,115],"challenge":[25],"achieve":[27],"parallelism":[28],"on":[29,80],"hybrid":[31,42,46,67],"multiprocessor":[32],"system-on-chip":[33],"(MPSoC).":[34],"In":[35,64],"this":[36,62],"work,":[37],"we":[38],"present":[39],"an":[40],"automatic":[41,90],"design":[43,91],"flow.":[44,63],"The":[45],"platform":[48],"as":[49,51],"well":[50],"both":[52],"and":[55,76],"software":[56,75,111],"kernels":[57,78],"can":[58,93],"be":[59],"generated":[60],"through":[61],"addition,":[65],"OpenCL-like":[68],"programming":[69],"model":[70],"proposed":[72],"combine":[74],"running":[79],"unified":[82],"platform.":[84],"Our":[85],"results":[86],"show":[87],"that":[88],"our":[89],"flow":[92],"not":[94],"only":[95],"significantly":[96],"minimize":[97],"development":[99],"time,":[100],"but":[101],"also":[102],"gain":[103],"about":[104],"11":[105],"times":[106],"speedup":[107],"compared":[108],"with":[109],"pure":[110],"parallel":[112],"implementation":[113],"matrix":[116],"multiplication":[117],"benchmark.":[118]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}