{"id":"https://openalex.org/W1999524199","doi":"https://doi.org/10.1145/2684746.2689135","title":"RapidPath","display_name":"RapidPath","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W1999524199","doi":"https://doi.org/10.1145/2684746.2689135","mag":"1999524199"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689135","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011884768","display_name":"Chao Wang","orcid":"https://orcid.org/0000-0002-9403-5575"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Wang","raw_affiliation_strings":["University of Science and Technology of China, Suzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, Suzhou, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113258716","display_name":"Xi Li","orcid":"https://orcid.org/0000-0003-3947-4011"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xi Li","raw_affiliation_strings":["University of Science and Technology of China, Suzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, Suzhou, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101834321","display_name":"Qi Guo","orcid":"https://orcid.org/0000-0002-8329-7668"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qi Guo","raw_affiliation_strings":["University of Science and Technology of China, Suzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, Suzhou, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077322091","display_name":"Xuehai Zhou","orcid":"https://orcid.org/0000-0002-8360-3143"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuehai Zhou","raw_affiliation_strings":["University of Science and Technology of China, Suzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, Suzhou, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126520041"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08399197,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"273","last_page":"273"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.842936635017395},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8231804966926575},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6560028195381165},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5427498817443848},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5283340215682983},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5272690057754517},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4996821880340576},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4619448781013489},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45887744426727295},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44238194823265076},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4219720959663391},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41076505184173584},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3278242349624634},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32587766647338867}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.842936635017395},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8231804966926575},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6560028195381165},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5427498817443848},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5283340215682983},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5272690057754517},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4996821880340576},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4619448781013489},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45887744426727295},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44238194823265076},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4219720959663391},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41076505184173584},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3278242349624634},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32587766647338867}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2684746.2689135","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W78077100","https://openalex.org/W1707132970","https://openalex.org/W1788180225","https://openalex.org/W1965954614","https://openalex.org/W1969104149","https://openalex.org/W1970032753","https://openalex.org/W1971429397","https://openalex.org/W1982565841","https://openalex.org/W1987634495","https://openalex.org/W1990079240","https://openalex.org/W2031384549","https://openalex.org/W2034055069","https://openalex.org/W2040128025","https://openalex.org/W2040609426","https://openalex.org/W2041958163","https://openalex.org/W2064876048","https://openalex.org/W2080804082","https://openalex.org/W2081197901","https://openalex.org/W2100817684","https://openalex.org/W2110726704","https://openalex.org/W2112340065","https://openalex.org/W2117451642","https://openalex.org/W2121881795","https://openalex.org/W2122533779","https://openalex.org/W2128928939","https://openalex.org/W2130179171","https://openalex.org/W2134058077","https://openalex.org/W2137919745","https://openalex.org/W2151471392","https://openalex.org/W2152839228","https://openalex.org/W2152944133","https://openalex.org/W2153543246","https://openalex.org/W2164106630","https://openalex.org/W2168075869","https://openalex.org/W2170616854","https://openalex.org/W2474119684"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2532502681","https://openalex.org/W2912613323","https://openalex.org/W2785417401","https://openalex.org/W2058784220"],"abstract_inverted_index":{"Emerging":[0],"applications,":[1],"such":[2,40],"as":[3,41],"Software":[4],"Defined":[5],"Network":[6],"(SDN),":[7],"Social":[8],"Media,":[9],"and":[10,61,69,76,112,137,211],"Location":[11],"Based":[12],"System":[13],"(LBS),":[14],"are":[15,175],"typical":[16],"big":[17,37,66],"graph":[18,38],"based":[19,167,171],"applications.":[20],"Due":[21],"to":[22,30,72,84,188,191,198],"the":[23,32,36,51,82,130,138,143,165,199,215],"explosive":[24],"network":[25],"flood,":[26],"it":[27],"is":[28,48,133,186],"essential":[29],"speedup":[31,193,221],"computation":[33],"process":[34],"in":[35,64,104,127,135],"application,":[39],"Constrained":[42],"Shortest":[43],"Path":[44],"Finding":[45],"(CSPF)":[46],"algorithm":[47,103],"one":[49,89],"of":[50,115],"most":[52],"challenging":[53],"part.":[54],"Meanwhile,":[55],"FPGA":[56,166],"has":[57],"been":[58],"an":[59,98],"effective":[60],"efficient":[62],"platform":[63],"novel":[65],"data":[67],"architectures":[68],"systems,":[70],"due":[71],"its":[73],"computing":[74],"power":[75,78],"low":[77],"consumption.":[79],"It":[80],"enables":[81],"researchers":[83],"deploy":[85],"massive":[86],"accelerators":[87],"within":[88],"single":[90],"chip.":[91],"In":[92],"this":[93],"paper,":[94],"we":[95],"present":[96],"RapidPath,":[97],"acceleration":[99],"method":[100],"for":[101],"CSPF":[102,131,154],"software":[105,200],"defined":[106],"networks,":[107],"which":[108],"decomposes":[109],"a":[110,148,161],"large":[111],"complex":[113],"system":[114,150],"programs":[116],"into":[117],"small":[118],"single-purpose":[119],"source":[120],"code":[121],"libraries":[122],"that":[123,184,214],"perform":[124],"specialized":[125],"tasks":[126],"parallel.":[128],"Only":[129],"step":[132],"implemented":[134],"hardware":[136,209],"rest":[139],"steps":[140],"run":[141],"on":[142,151,204],"processor.":[144],"We":[145],"have":[146],"built":[147],"prototyping":[149],"Zynq":[152,206],"with":[153,164,222],"case":[155],"studies.":[156],"The":[157],"ARM":[158],"processor":[159],"uses":[160],"shared":[162],"memory":[163],"accelerator":[168],"using":[169],"DMA":[170],"channels.":[172],"Control":[173],"signals":[174],"transferred":[176],"via":[177],"AXI":[178],"bus":[179],"interfaces.":[180],"Experimental":[181],"results":[182],"depict":[183],"RapidPath":[185,216],"able":[187],"achieve":[189,219],"up":[190],"43.75X":[192],"at":[194],"128":[195],"nodes,":[196],"comparing":[197],"execution":[201],"(without":[202],"cache)":[203],"Xilinx":[205],"board.":[207],"Furthermore,":[208],"cost":[210],"overheads":[212],"reveal":[213],"architecture":[217],"can":[218],"high":[220],"insignificant":[223],"cost.":[224]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}