{"id":"https://openalex.org/W2024172416","doi":"https://doi.org/10.1145/2684746.2689113","title":"An FPGA Implementation of a Timing-Error Tolerant Discrete Cosine Transform (Abstract Only)","display_name":"An FPGA Implementation of a Timing-Error Tolerant Discrete Cosine Transform (Abstract Only)","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W2024172416","doi":"https://doi.org/10.1145/2684746.2689113","mag":"2024172416"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689113","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050375655","display_name":"Yaoqiang Li","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Yaoqiang Li","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069007377","display_name":"Pierce Chuang","orcid":"https://orcid.org/0000-0001-5850-7048"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Pierce I.-Jen Chuang","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007026340","display_name":"Andrew Kennings","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Kennings","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["University of Waterloo, Waterloo, ON, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ON, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050375655"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05523651,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"266","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6701758503913879},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6365863084793091},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5502302646636963},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46999916434288025},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.46796971559524536},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4645426273345947},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4369455575942993},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43380671739578247},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4105169475078583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3899863660335541},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21101391315460205},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1321355402469635},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09316235780715942}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6701758503913879},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6365863084793091},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5502302646636963},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46999916434288025},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.46796971559524536},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4645426273345947},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4369455575942993},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43380671739578247},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4105169475078583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3899863660335541},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21101391315460205},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1321355402469635},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09316235780715942},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2684746.2689113","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322725","display_name":"China Scholarship Council","ror":"https://ror.org/04atp4p48"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4399458808","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2831860248","https://openalex.org/W2367794224","https://openalex.org/W2072850836","https://openalex.org/W1968650434","https://openalex.org/W2105610663","https://openalex.org/W1996607072","https://openalex.org/W2120472031"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,121,159,191],"Discrete":[3],"Cosine":[4],"Transform":[5],"(DCT)":[6],"unit":[7],"embedded":[8],"with":[9,33,83,92],"Error":[10],"Detection":[11],"Sequential":[12],"(EDS)":[13],"and":[14,43,68,96,112,164],"Dynamic":[15],"Voltage":[16],"Scaling":[17],"(DVS)":[18],"circuits":[19,82],"to":[20,37,74,78,99,108,125,130,181],"speculatively":[21],"monitor":[22],"its":[23],"noncritical":[24,105],"datapaths.":[25],"This":[26],"monitoring":[27,153],"strategy":[28],"requires":[29],"no":[30],"buffer":[31],"insertions":[32],"only":[34],"minimal":[35],"modifications":[36],"the":[38,65,69,76,80,104,127,131,146,151,171,176,187],"existing":[39],"digital":[40],"design":[41,55,89,157,178],"methodology":[42],"is":[44,56,90,97],"therefore":[45],"applicable":[46],"for":[47],"Field-Programmable":[48],"Gate":[49],"Array":[50],"(FPGA)":[51],"implementations.":[52],"The":[53,61,87,116],"proposed":[54,88,152,156,177],"implemented":[57],"in":[58,103],"an":[59],"FPGA.":[60],"duty":[62],"cycles":[63],"of":[64,133,145,150],"constraint":[66],"clock":[67,71],"actual":[70,138],"are":[72,141],"differentiated":[73],"guide":[75],"synthesizer":[77],"place":[79],"EDS":[81],"specific":[84],"timing":[85,101,139],"margin.":[86],"tested":[91],"two":[93],"classic":[94],"images":[95],"able":[98],"detect":[100],"errors":[102,140],"datapaths":[106],"due":[107],"dynamic":[109],"process,":[110],"voltage":[111,123,129,173],"temperature":[113],"(PVT)":[114],"variations.":[115],"DVS":[117],"circuit":[118],"correspondingly":[119],"controls":[120],"linear":[122],"regulator":[124],"adjust":[126],"supply":[128,172],"Point":[132],"First":[134],"Failure":[135],"(PoFF).":[136],"No":[137],"generated,":[142],"primarily":[143],"because":[144],"unique":[147],"speculative":[148],"characteristic":[149],"strategy.":[154],"Our":[155],"incurs":[158],"0.3%":[160],"logic":[161],"element":[162],"overhead":[163],"3.5%":[165],"maximum":[166],"frequency":[167,189],"degradation.":[168],"By":[169],"lowering":[170],"by":[174],"8.3%,":[175],"saves":[179],"up":[180],"16.5%":[182],"energy":[183],"when":[184],"operating":[185],"at":[186],"same":[188],"as":[190],"highly":[192],"optimized":[193],"baseline":[194],"DCT":[195],"implementation.":[196]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}