{"id":"https://openalex.org/W1987942001","doi":"https://doi.org/10.1145/2684746.2689107","title":"On Implementation of LUT with Large Numbers of Inputs (Abstract Only)","display_name":"On Implementation of LUT with Large Numbers of Inputs (Abstract Only)","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W1987942001","doi":"https://doi.org/10.1145/2684746.2689107","mag":"1987942001"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689107","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5027837299"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"277"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.721872866153717},{"id":"https://openalex.org/keywords/disjoint-sets","display_name":"Disjoint sets","score":0.7196372747421265},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6722310781478882},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5683851838111877},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5556683540344238},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5203537344932556},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.38998115062713623},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3782462179660797},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.35328376293182373},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3475935459136963},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.343111515045166},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18155422806739807},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12062299251556396},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1052914559841156}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.721872866153717},{"id":"https://openalex.org/C45340560","wikidata":"https://www.wikidata.org/wiki/Q215382","display_name":"Disjoint sets","level":2,"score":0.7196372747421265},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6722310781478882},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5683851838111877},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5556683540344238},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5203537344932556},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.38998115062713623},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3782462179660797},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.35328376293182373},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3475935459136963},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.343111515045166},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18155422806739807},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12062299251556396},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1052914559841156},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2684746.2689107","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2039899645","https://openalex.org/W2371342700","https://openalex.org/W2327110311","https://openalex.org/W2363059241","https://openalex.org/W3215187042","https://openalex.org/W1972355764","https://openalex.org/W1993197222","https://openalex.org/W4233510838","https://openalex.org/W266342242","https://openalex.org/W2100439961"],"abstract_inverted_index":{"A":[0],"LUT":[1,112],"is":[2],"implemented":[3,227],"with":[4,19,29,48,113,135,161,221,242],"a":[5,13,20,110],"set":[6],"of":[7,15,34,51,86,102,131,137,142,156,168,182,240],"flipflops":[8],"which":[9,217],"are":[10,76,186],"connected":[11],"to":[12,31,37,65,189],"series":[14],"multiplexers,":[16],"or":[17],"alternatively":[18],"small":[21,140,154],"memory,":[22],"and":[23,69,91],"needs":[24],"exponentially":[25],"many":[26],"storage":[27,120],"elements":[28],"respect":[30],"the":[32,123,169,180,229],"numbers":[33,50,101,141],"inputs.":[35],"Due":[36],"this":[38],"FPGA":[39],"uses":[40],"LUTs":[41,47,82,97,138],"having":[42,98,139],"around":[43],"6":[44],"inputs,":[45,103,143],"but":[46],"larger":[49],"inputs":[52],"may":[53,83],"be":[54,190,226],"better":[55],"from":[56,204],"various":[57],"performance":[58],"viewpoints":[59],"as":[60,62,74,105,145,198,200],"well":[61,199],"its":[63],"applications":[64],"flexible":[66],"logic":[67,89,159,170,206],"debugging":[68,90],"Engineering":[70],"Change":[71],"Order":[72],"(ECO)":[73],"there":[75],"less":[77],"interconnects":[78],"among":[79],"LUTs.":[80],"Such":[81],"accommodate":[84],"changes":[85],"designs":[87,176],"including":[88],"ECO.":[92],"We":[93,192],"discuss":[94],"implementations":[95],"for":[96,174],"relatively":[99],"large":[100],"such":[104,144,148,195],"12-inputs.":[106],"If":[107],"we":[108,115,126,172],"implement":[109],"single":[111],"12-inputs,":[114,162],"need":[116,173],"212":[117],"=":[118],"4,096":[119],"elements.":[121],"On":[122],"other":[124],"hand,":[125],"can":[127,150,165,225,236],"construct":[128],"12-input":[129],"subcircuits":[130,149,197,241],"fixed":[132],"topologies":[133],"only":[134,151,178],"sets":[136,181],"4-inputs.":[146],"Although":[147],"realize":[152,166],"very":[153],"subsets":[155],"all":[157,212],"possible":[158],"functions":[160,171,213],"if":[163],"they":[164,185],"most":[167],"actual":[175],"by":[177,228],"reprogramming":[179],"4-input":[183],"LUTs,":[184],"practically":[187],"worthwhile":[188],"used.":[191],"present":[193],"several":[194],"fixed-topology":[196],"automatic":[201],"compilation":[202],"methods":[203,235],"given":[205],"functions.":[207],"Experimental":[208],"results":[209],"show":[210],"almost":[211],"(more":[214],"than":[215],"99%)":[216],"appear":[218],"benchmark":[219],"circuits":[220],"partially":[222,243],"disjoint":[223,244],"decomposability":[224],"proposed":[230],"topologies.":[231],"Sophisticated":[232],"circuit":[233],"portioning":[234],"always":[237],"generate":[238],"networks":[239],"decomposability.":[245]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}