{"id":"https://openalex.org/W1976298645","doi":"https://doi.org/10.1145/2684746.2689098","title":"Logic Gates in the routing network of FPGAs (Abstract Only)","display_name":"Logic Gates in the routing network of FPGAs (Abstract Only)","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W1976298645","doi":"https://doi.org/10.1145/2684746.2689098","mag":"1976298645"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689098","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073897749","display_name":"Elias Vansteenkiste","orcid":null},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]},{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Elias Vansteenkiste","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008546367","display_name":"Berg Severens","orcid":null},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]},{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Berg Severens","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]},{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, Ghent, Belgium","[Ghent University, Ghent, BeLgium]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]},{"raw_affiliation_string":"[Ghent University, Ghent, BeLgium]","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8195254802703857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6553528308868408},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5787222981452942},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5476894378662109},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5151888132095337},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.49021464586257935},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45613035559654236},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.449106901884079},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.43583938479423523},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.43434157967567444},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4326038062572479},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4187449812889099},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.3624170124530792},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3574722409248352},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2818509340286255},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2680259048938751},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.251553475856781},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11800876259803772},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11001259088516235}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8195254802703857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6553528308868408},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5787222981452942},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5476894378662109},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5151888132095337},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.49021464586257935},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45613035559654236},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.449106901884079},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.43583938479423523},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.43434157967567444},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4326038062572479},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4187449812889099},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.3624170124530792},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3574722409248352},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2818509340286255},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2680259048938751},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.251553475856781},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11800876259803772},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11001259088516235},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2684746.2689098","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:8701018","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-8701018","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FPGA '15: Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5859458097","display_name":null,"funder_award_id":"111546","funder_id":"https://openalex.org/F4320321732","funder_display_name":"Agentschap voor Innovatie door Wetenschap en Technologie"}],"funders":[{"id":"https://openalex.org/F4320321732","display_name":"Agentschap voor Innovatie door Wetenschap en Technologie","ror":"https://ror.org/01antkr91"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2607556907","https://openalex.org/W2152527810","https://openalex.org/W4226330631","https://openalex.org/W2074010091","https://openalex.org/W188762367","https://openalex.org/W1980808122","https://openalex.org/W1017999001","https://openalex.org/W2782113474","https://openalex.org/W2162444164","https://openalex.org/W2130440338"],"abstract_inverted_index":{"We":[0,125],"propose":[1],"a":[2,9,59,62,70,127,180,204,214],"new":[3,68,128,137],"kind":[4,105],"of":[5,58,78,87,97,106,171,186],"FPGA":[6],"architecture":[7,38,69,107,138,193,212],"with":[8,39,179],"routing":[10,32,54,120,177],"network":[11,178],"that":[12,42,148],"not":[13,160,232],"only":[14,161],"provides":[15],"interconnections":[16],"between":[17],"the":[18,31,36,74,79,85,88,92,123,133,141,149,169,176,191,211,225],"functional":[19],"blocks":[20],"but":[21,163,200],"also":[22,164],"performs":[23],"some":[24],"logic":[25,152,208],"operation.":[26],"More":[27],"specifically":[28],"we":[29],"replaced":[30],"multiplexer":[33,55,60,90],"node":[34,56],"in":[35,122,135,151,175,183],"conventional":[37,53],"an":[40],"element":[41],"can":[43],"be":[44],"used":[45],"as":[46],"both":[47],"AND":[48,166,173],"gate":[49,72],"and":[50,61,81,110,119,131,143,154,210,228],"multiplexer.":[51,94],"A":[52],"consists":[57],"two":[63,82],"stage":[64,77],"buffer.":[65],"In":[66],"our":[67],"NAND":[71],"replaces":[73],"first":[75],"inverter":[76],"buffer":[80],"multiplexers":[83],"half":[84],"size":[86],"original":[89,93],"replace":[91],"The":[95],"aim":[96],"this":[98,104,136],"study":[99],"is":[100,108,113],"to":[101,115,139,159,165],"determine":[102],"if":[103,111],"feasible":[109],"it":[112],"worth":[114],"implement":[116],"pack,":[117,226],"placement":[118],"tools":[121],"future.":[124],"developed":[126],"technology-mapping":[129],"algorithm":[130],"sized":[132],"transistors":[134],"evaluate":[140],"area":[142,155],"delay.":[144],"Preliminary":[145],"results":[146,221],"indicate":[147],"gain":[150],"depth":[153,209],"achieved":[156],"by":[157],"mapping":[158],"LUTs":[162],"gates":[167,174],"outweighs":[168],"overhead":[170],"introducing":[172],"net":[181],"reduction":[182],"area-delay":[184],"product":[185],"5.6.":[187],"Designs":[188],"implemented":[189,233],"on":[190],"proposed":[192],"would":[194],"require":[195],"11.2":[196],"%":[197,206],"more":[198],"area,":[199],"they":[201],"will":[202],"have":[203],"14":[205],"decreased":[207],"has":[213],"slightly":[215],"faster":[216],"representative":[217],"critical":[218],"path.":[219],"These":[220],"are":[222,231],"preliminary":[223],"because":[224],"place":[227],"route":[229],"routines":[230],"yet.":[234]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}