{"id":"https://openalex.org/W1984952537","doi":"https://doi.org/10.1145/2684746.2689084","title":"Rapid Prototyping of Wireless Physical Layer Modules Using Flexible Software/Hardware Design Flow","display_name":"Rapid Prototyping of Wireless Physical Layer Modules Using Flexible Software/Hardware Design Flow","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W1984952537","doi":"https://doi.org/10.1145/2684746.2689084","mag":"1984952537"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689084","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050933378","display_name":"James Chacko","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Chacko","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA","Drexel University, Philadelphia, PA, USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA;","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070216074","display_name":"Cem \u015eahin","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cem Sahin","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA","Drexel University, Philadelphia, PA, USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA;","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036151441","display_name":"Douglas Pfiel","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Douglas Pfiel","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA","Drexel University, Philadelphia, PA, USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA;","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007957626","display_name":"Nagarajan Kandasamy","orcid":"https://orcid.org/0000-0002-4224-6362"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagarajan Kandasamy","raw_affiliation_strings":["Drexel Univeristy, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel Univeristy, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017507453","display_name":"Kapil R. Dandekar","orcid":"https://orcid.org/0000-0003-1936-2514"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kapil Dandekar","raw_affiliation_strings":["Drexel University, Philadelphia, PA, USA","Drexel University, Philadelphia, PA, USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University, Philadelphia, PA, USA;","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"32","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10148","display_name":"Advanced MIMO Systems Optimization","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10148","display_name":"Advanced MIMO Systems Optimization","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10575","display_name":"Wireless Communication Networks Research","score":0.9894999861717224,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.8534321784973145},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.7117164134979248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7109261155128479},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.664033055305481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6363427042961121},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.5876237750053406},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5664591193199158},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5479223728179932},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5028309226036072},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.4959886968135834},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4815126359462738},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4594380259513855},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45736536383628845},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4555940628051758},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.4485258162021637},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.41936904191970825},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3873191177845001},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1928301453590393},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14681896567344666},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.12733149528503418},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08678942918777466},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.07883390784263611},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.07848581671714783},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06783083081245422}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.8534321784973145},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.7117164134979248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7109261155128479},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.664033055305481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6363427042961121},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.5876237750053406},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5664591193199158},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5479223728179932},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5028309226036072},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.4959886968135834},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4815126359462738},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4594380259513855},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45736536383628845},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4555940628051758},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.4485258162021637},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.41936904191970825},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3873191177845001},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1928301453590393},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14681896567344666},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.12733149528503418},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08678942918777466},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.07883390784263611},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.07848581671714783},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06783083081245422},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2684746.2689084","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689084","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G2369808586","display_name":null,"funder_award_id":"CNS-0854946 and CNS-0923003","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1693562991","https://openalex.org/W2051515437","https://openalex.org/W2134690127"],"related_works":["https://openalex.org/W2527995281","https://openalex.org/W1608668850","https://openalex.org/W2248261699","https://openalex.org/W2219771698","https://openalex.org/W2152365482","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2366289907","https://openalex.org/W2908947570"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,16,22],"step":[4,6],"by":[5,39],"approach":[7],"in":[8,19],"designing":[9],"wireless":[10,80],"physical":[11,36],"layer":[12,37],"modules":[13],"starting":[14],"from":[15],"software":[17],"implementation":[18,24],"MATLAB":[20],"to":[21,45,77],"hardware":[23],"using":[25,66],"Xilinx":[26],"SysGen":[27],"and":[28,43,52],"ModelSim.":[29],"The":[30,54],"described":[31],"design":[32,68],"flow":[33],"promotes":[34],"baseband":[35],"research":[38],"providing":[40],"high":[41],"flexibility":[42],"speed":[44],"the":[46,62],"process":[47],"of":[48,74],"module":[49],"creation":[50],"verification":[51],"deployment.":[53],"novelty":[55],"introduced":[56],"into":[57],"our":[58],"system":[59],"lies":[60],"within":[61],"flexible":[63],"components":[64],"created":[65],"this":[67],"flow,":[69],"which":[70],"enables":[71],"on-the-fly":[72],"modification":[73],"multiple":[75],"parameters":[76],"suit":[78],"various":[79],"protocols.":[81]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}