{"id":"https://openalex.org/W2059227605","doi":"https://doi.org/10.1145/2684746.2689075","title":"Delay-Bounded Routing for Shadow Registers","display_name":"Delay-Bounded Routing for Shadow Registers","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W2059227605","doi":"https://doi.org/10.1145/2684746.2689075","mag":"2059227605"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689075","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042005495","display_name":"Joshua M. Levine","orcid":"https://orcid.org/0000-0002-2918-4056"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Joshua M. Levine","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067488586","display_name":"Edward Stott","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Edward Stott","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4017,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67402964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"56","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7829700708389282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7636513113975525},{"id":"https://openalex.org/keywords/shadow","display_name":"Shadow (psychology)","score":0.728352427482605},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6749461889266968},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5792207717895508},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5585101842880249},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.5176873207092285},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.49180033802986145},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.48500749468803406},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47980573773384094},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.4587116837501526},{"id":"https://openalex.org/keywords/sample","display_name":"Sample (material)","score":0.4415069818496704},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.42244064807891846},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3588571548461914},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3039034605026245},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2927575707435608},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24211758375167847},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.172875314950943},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13212618231773376},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11979839205741882},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10055485367774963},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09252724051475525},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08860230445861816}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7829700708389282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7636513113975525},{"id":"https://openalex.org/C117797892","wikidata":"https://www.wikidata.org/wiki/Q286363","display_name":"Shadow (psychology)","level":2,"score":0.728352427482605},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6749461889266968},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5792207717895508},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5585101842880249},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.5176873207092285},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.49180033802986145},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.48500749468803406},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47980573773384094},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.4587116837501526},{"id":"https://openalex.org/C198531522","wikidata":"https://www.wikidata.org/wiki/Q485146","display_name":"Sample (material)","level":2,"score":0.4415069818496704},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.42244064807891846},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3588571548461914},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3039034605026245},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2927575707435608},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24211758375167847},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.172875314950943},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13212618231773376},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11979839205741882},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10055485367774963},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09252724051475525},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08860230445861816},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2684746.2689075","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5524266619","display_name":null,"funder_award_id":"EP/I020357/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6367779196","display_name":null,"funder_award_id":"EP/I012036/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7639885267","display_name":null,"funder_award_id":"EP/K034448/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G8900583421","display_name":"Custom Computing for Advanced Digital Systems","funder_award_id":"EP/I012036/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1976150142","https://openalex.org/W1990780443","https://openalex.org/W2002792327","https://openalex.org/W2011282943","https://openalex.org/W2023146792","https://openalex.org/W2057807751","https://openalex.org/W2068424960","https://openalex.org/W2089535877","https://openalex.org/W2096222541","https://openalex.org/W2104677471","https://openalex.org/W2105619224","https://openalex.org/W2124402195","https://openalex.org/W2138383740","https://openalex.org/W2145897936","https://openalex.org/W2170058139","https://openalex.org/W2275304190"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2163318442","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2110292056","https://openalex.org/W2066822161"],"abstract_inverted_index":{"The":[0],"on-chip":[1],"timing":[2,147],"behaviour":[3],"of":[4,25,139],"synchronous":[5],"circuits":[6,116],"can":[7,131],"be":[8,58],"quantified":[9],"at":[10,28],"run-time":[11],"by":[12],"adding":[13],"shadow":[14,55,94],"registers,":[15],"which":[16,78],"allow":[17],"designers":[18],"to":[19,42,114],"sample":[20,43],"the":[21,35,47,51,54,104,121],"most":[22],"critical":[23],"paths":[24,45,65],"a":[26,29,70,90,97,142],"circuit":[27,109],"different":[30],"point":[31],"in":[32],"time":[33],"than":[34],"user":[36,52],"register":[37,56],"would":[38],"normally.":[39],"In":[40],"order":[41],"these":[44],"precisely,":[46],"path":[48],"skew":[49,99],"between":[50],"and":[53,61,149],"must":[57],"tightly":[59],"controlled":[60],"consistent":[62],"across":[63],"all":[64],"that":[66,128],"are":[67],"shadowed.":[68],"Unlike":[69],"custom":[71],"IC,":[72],"FPGAs":[73],"contain":[74],"prefabricated":[75],"resources":[76,123],"from":[77],"composing":[79],"an":[80,133],"arbitrary":[81],"routing":[82],"delay":[83,137,156],"is":[84],"not":[85],"trivial.":[86],"This":[87],"paper":[88],"presents":[89],"method":[91],"for":[92],"inserting":[93],"registers":[95],"with":[96],"minimum":[98],"bound,":[100],"whilst":[101],"also":[102],"reducing":[103],"maximum":[105],"skew.":[106],"To":[107],"preserve":[108],"timing,":[110],"we":[111],"apply":[112],"this":[113],"FPGA":[115],"post":[117],"place-and-route,":[118],"using":[119],"only":[120],"spare":[122],"left":[124],"behind.":[125],"We":[126],"find":[127],"our":[129,154],"techniques":[130],"achieve":[132,150],"average":[134],"STA":[135],"reported":[136],"bound":[138],"+/-200ps":[140],"on":[141],"Xilinx":[143],"device":[144],"despite":[145],"incomplete":[146],"information,":[148],"<1ps":[151],"accuracy":[152],"against":[153],"own":[155],"model.":[157]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}