{"id":"https://openalex.org/W2061488635","doi":"https://doi.org/10.1145/2684746.2689071","title":"Floating-Point DSP Block Architecture for FPGAs","display_name":"Floating-Point DSP Block Architecture for FPGAs","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W2061488635","doi":"https://doi.org/10.1145/2684746.2689071","mag":"2061488635"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689071","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082265695","display_name":"Martin Langhammer","orcid":"https://orcid.org/0000-0001-8206-2077"},"institutions":[{"id":"https://openalex.org/I4210094575","display_name":"Altera (United Kingdom)","ror":"https://ror.org/00m96gg93","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210094575"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin Langhammer","raw_affiliation_strings":["Altera European Technology Centre, High Wycombe, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera European Technology Centre, High Wycombe, United Kingdom","institution_ids":["https://openalex.org/I4210094575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010739346","display_name":"Bogdan Pasca","orcid":"https://orcid.org/0000-0002-5454-4375"},"institutions":[{"id":"https://openalex.org/I4210094575","display_name":"Altera (United Kingdom)","ror":"https://ror.org/00m96gg93","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210094575"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bogdan Pasca","raw_affiliation_strings":["Altera European Technology Centre, High Wycombe, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera European Technology Centre, High Wycombe, United Kingdom","institution_ids":["https://openalex.org/I4210094575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":10.9026,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.98744113,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"117","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.7383617162704468},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6592082977294922},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6444355249404907},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6295397281646729},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.6125319600105286},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6124919056892395},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5501752495765686},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.49107789993286133},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.47900599241256714},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4782516062259674},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47032225131988525},{"id":"https://openalex.org/keywords/fixed-point","display_name":"Fixed point","score":0.45412272214889526},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38123375177383423},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.19884085655212402},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10955417156219482},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10888829827308655},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10577622056007385}],"concepts":[{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.7383617162704468},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6592082977294922},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6444355249404907},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6295397281646729},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.6125319600105286},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6124919056892395},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5501752495765686},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.49107789993286133},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.47900599241256714},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4782516062259674},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47032225131988525},{"id":"https://openalex.org/C61445026","wikidata":"https://www.wikidata.org/wiki/Q217608","display_name":"Fixed point","level":2,"score":0.45412272214889526},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38123375177383423},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.19884085655212402},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10955417156219482},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10888829827308655},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10577622056007385},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2684746.2689071","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W32018260","https://openalex.org/W1483383428","https://openalex.org/W1491307824","https://openalex.org/W1944989747","https://openalex.org/W2081967047","https://openalex.org/W2085612442","https://openalex.org/W2085657168","https://openalex.org/W2103197133","https://openalex.org/W2106942255","https://openalex.org/W2107170344","https://openalex.org/W2111345110","https://openalex.org/W2115002670","https://openalex.org/W2118663079","https://openalex.org/W2126762902","https://openalex.org/W2142676556","https://openalex.org/W2165055337","https://openalex.org/W2166062472","https://openalex.org/W2204310803","https://openalex.org/W2979730858"],"related_works":["https://openalex.org/W1564887326","https://openalex.org/W3037505396","https://openalex.org/W2116803521","https://openalex.org/W3215589575","https://openalex.org/W2560894929","https://openalex.org/W3150370983","https://openalex.org/W2239119680","https://openalex.org/W2773283032","https://openalex.org/W1861262881","https://openalex.org/W2156524298"],"abstract_inverted_index":{"This":[0],"work":[1],"describes":[2],"the":[3,45,67,114,122,126],"architecture":[4],"of":[5,69,113],"a":[6,145],"new":[7],"FPGA":[8,53,149],"DSP":[9,19,54,57],"block":[10,20,46,58],"supporting":[11],"both":[12,64],"fixed":[13,42,76,115,123],"and":[14,32,78,134,159],"floating":[15,30,35,85,127],"point":[16,36,43,77,86,116,124,128],"arithmetic.":[17],"Each":[18],"can":[21,98],"be":[22,99],"configured":[23,40],"to":[24,73,162],"provide":[25],"one":[26,33],"single":[27],"precision":[28],"IEEE-754":[29,34],"multiplier":[31],"adder,":[37],"or":[38,106],"when":[39],"in":[41,63,66,144],"mode,":[44,87],"is":[47,61,166],"completely":[48],"backwards":[49],"compatible":[50],"with":[51],"current":[52],"blocks.":[55],"The":[56],"operating":[59],"frequency":[60],"similar":[62],"modes,":[65],"region":[68],"500MHz,":[70],"offering":[71,151],"up":[72],"2":[74],"GMACs":[75],"1":[79,153],"GFLOPs":[80],"performance":[81],"per":[82],"block.":[83],"In":[84],"support":[88],"for":[89,168],"multi-block":[90],"vector":[91],"modes":[92],"are":[93,142],"provided,":[94],"where":[95],"multiple":[96,163],"blocks":[97,141],"seamlessly":[100],"assembled":[101],"into":[102],"any":[103],"size":[104],"real":[105],"complex":[107],"dot":[108],"products.":[109],"By":[110],"efficient":[111],"reuse":[112],"arithmetic":[117],"modules,":[118],"as":[119,121],"well":[120],"routing,":[125],"features":[129],"have":[130],"only":[131,156],"minimal":[132],"power":[133],"area":[135],"impact.":[136],"We":[137],"show":[138],"how":[139,160],"these":[140],"implemented":[143],"modern":[146],"Arria":[147],"10":[148],"family,":[150],"over":[152],"TFLOPs":[154,164],"using":[155],"embedded":[157],"structures,":[158],"scaling":[161],"densities":[165],"possible":[167],"planned":[169],"devices.":[170]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}