{"id":"https://openalex.org/W2132317648","doi":"https://doi.org/10.1145/2684746.2689058","title":"Automatic Time-Redundancy Transformation for Fault-Tolerant Circuits","display_name":"Automatic Time-Redundancy Transformation for Fault-Tolerant Circuits","publication_year":2015,"publication_date":"2015-02-10","ids":{"openalex":"https://openalex.org/W2132317648","doi":"https://doi.org/10.1145/2684746.2689058","mag":"2132317648"},"language":"en","primary_location":{"id":"doi:10.1145/2684746.2689058","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022118037","display_name":"Dmitry Burlyaev","orcid":"https://orcid.org/0000-0001-8685-6923"},"institutions":[{"id":"https://openalex.org/I4210101348","display_name":"Centre Inria de l'Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/00n8d6z93","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210101348"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dmitry Burlyaev","raw_affiliation_strings":["University of Grenoble Alpes & Inria, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Grenoble Alpes & Inria, Grenoble, France","institution_ids":["https://openalex.org/I4210101348","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020402638","display_name":"Pascal Fradet","orcid":"https://orcid.org/0000-0003-4961-9923"},"institutions":[{"id":"https://openalex.org/I4210101348","display_name":"Centre Inria de l'Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/00n8d6z93","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210101348"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pascal Fradet","raw_affiliation_strings":["University of Grenoble Alpes & Inria, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Grenoble Alpes & Inria, Grenoble, France","institution_ids":["https://openalex.org/I4210101348","https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107485031","display_name":"Alain Girault","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101348","display_name":"Centre Inria de l'Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/00n8d6z93","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210101348"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alain Girault","raw_affiliation_strings":["University of Grenoble Alpes & Inria, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Grenoble Alpes & Inria, Grenoble, France","institution_ids":["https://openalex.org/I4210101348","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"218","last_page":"227"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.8050969839096069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7533486485481262},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7201482653617859},{"id":"https://openalex.org/keywords/rollback","display_name":"Rollback","score":0.6399867534637451},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.573830246925354},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.533058762550354},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4901302754878998},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45576226711273193},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.45264557003974915},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.43266797065734863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4227815568447113},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3867585062980652},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37234628200531006},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37013691663742065},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3230125308036804},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.284371018409729},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.11280778050422668}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.8050969839096069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7533486485481262},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7201482653617859},{"id":"https://openalex.org/C174220543","wikidata":"https://www.wikidata.org/wiki/Q395307","display_name":"Rollback","level":3,"score":0.6399867534637451},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.573830246925354},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.533058762550354},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4901302754878998},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45576226711273193},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.45264557003974915},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.43266797065734863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4227815568447113},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3867585062980652},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37234628200531006},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37013691663742065},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3230125308036804},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.284371018409729},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.11280778050422668},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2684746.2689058","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2684746.2689058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01095747v1","is_oa":false,"landing_page_url":"https://inria.hal.science/hal-01095747","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"23rd ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA'15, Feb 2015, Monterey, United States. ⟨10.1145/2684746.2689058⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W197282482","https://openalex.org/W1541483005","https://openalex.org/W1557203866","https://openalex.org/W1601843450","https://openalex.org/W1864485850","https://openalex.org/W2007710086","https://openalex.org/W2011950848","https://openalex.org/W2039024767","https://openalex.org/W2069615369","https://openalex.org/W2119501801","https://openalex.org/W2124618076","https://openalex.org/W2134054737","https://openalex.org/W2153922221","https://openalex.org/W2162465831","https://openalex.org/W2169213530","https://openalex.org/W2172063078","https://openalex.org/W2258702617","https://openalex.org/W2497735908"],"related_works":["https://openalex.org/W2000379092","https://openalex.org/W2152497502","https://openalex.org/W2085138612","https://openalex.org/W2184926577","https://openalex.org/W2103295733","https://openalex.org/W2316937124","https://openalex.org/W3184123971","https://openalex.org/W2161516870","https://openalex.org/W2040421909","https://openalex.org/W2092627400"],"abstract_inverted_index":{"We":[0,127],"present":[1],"a":[2,24,49,81],"novel":[3],"logic-level":[4],"circuit":[5,78],"transformation":[6,15],"technique":[7,75],"for":[8,80,159],"automatic":[9],"insertion":[10],"of":[11,30,96,104],"fault-tolerance":[12],"properties.":[13],"Our":[14,74,143],"uses":[16],"double-time":[17,54],"redundancy":[18],"coupled":[19],"with":[20,53,100,122],"micro-checkpointing,":[21],"rollback":[22],"and":[23,65,134,152],"speedup":[25],"mode.":[26],"To":[27],"the":[28,36,44,62,67,77,88,94,101,105],"best":[29],"our":[31,33,97,135],"knowledge,":[32],"solution":[34],"is":[35,110,137,153],"only":[37],"technologically":[38],"independent":[39],"scheme":[40],"capable":[41],"to":[42,112,140,157],"correct":[43],"multiple":[45],"bit-flips":[46],"caused":[47],"by":[48],"Single-Event":[50],"Transient":[51],"(SET)":[52],"redundancy.":[55],"The":[56,107],"approach":[57,136],"allows":[58],"soft-error":[59],"masking":[60],"(within":[61],"considered":[63],"fault-model)":[64],"keeps":[66],"same":[68],"input/output":[69],"behavior":[70],"regardless":[71],"error":[72],"occurrences.":[73],"trades-off":[76],"throughput":[79],"small":[82],"hardware":[83,108,150],"overhead.":[84],"Experimental":[85],"results":[86],"on":[87],"ITC'99":[89],"benchmark":[90],"suite":[91],"indicate":[92],"that":[93],"benefits":[95],"methods":[98],"grow":[99],"combinational":[102],"size":[103],"circuit.":[106],"overhead":[109],"2.7":[111],"6.1":[113],"times":[114],"smaller":[115],"than":[116],"full":[117],"Triple":[118],"Modular":[119],"Redundancy":[120],"(TMR)":[121],"double":[123],"loss":[124],"in":[125],"throughput.":[126],"do":[128],"not":[129,146],"consider":[130],"configuration":[131],"memory":[132],"corruption":[133],"readily":[138],"applicable":[139],"Flash-based":[141],"FPGAs.":[142],"method":[144],"does":[145],"require":[147],"any":[148],"specific":[149],"support":[151],"an":[154],"interesting":[155],"alternative":[156],"TMR":[158],"logic-intensive":[160],"designs.":[161]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}