{"id":"https://openalex.org/W2069490402","doi":"https://doi.org/10.1145/2661635","title":"A Real-Time Multichannel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels","display_name":"A Real-Time Multichannel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels","publication_year":2015,"publication_date":"2015-02-17","ids":{"openalex":"https://openalex.org/W2069490402","doi":"https://doi.org/10.1145/2661635","mag":"2069490402"},"language":"en","primary_location":{"id":"doi:10.1145/2661635","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2661635","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.tue.nl/en/publications/bcf88ecd-42cf-4959-b313-bf94cd3fa07d","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086060203","display_name":"Manil Dev Gomony","orcid":"https://orcid.org/0000-0002-5889-0785"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Manil Dev Gomony","raw_affiliation_strings":["Eindhoven University of Technology, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059634103","display_name":"Benny \u00c5kesson","orcid":"https://orcid.org/0000-0003-2949-2080"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Benny Akesson","raw_affiliation_strings":["Czech Technical University in Prague, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Czech Technical University in Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048502768","display_name":"Kees Goossens","orcid":"https://orcid.org/0000-0001-7536-4050"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kees Goossens","raw_affiliation_strings":["Eindhoven University of Technology, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven University of Technology, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.8385,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.95224993,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"14","issue":"2","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8714860081672668},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.7645022869110107},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.7276124954223633},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6805077791213989},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5969834923744202},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5113017559051514},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5079224705696106},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5069422721862793},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.505366861820221},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4761103093624115},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.47448161244392395},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4732264280319214},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.46408459544181824},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4572474956512451},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.44986677169799805},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.44739145040512085},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.42704060673713684},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.37070050835609436},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.30795300006866455},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28678643703460693},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.1615806519985199}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8714860081672668},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.7645022869110107},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.7276124954223633},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6805077791213989},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5969834923744202},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5113017559051514},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5079224705696106},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5069422721862793},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.505366861820221},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4761103093624115},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.47448161244392395},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4732264280319214},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.46408459544181824},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4572474956512451},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.44986677169799805},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.44739145040512085},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.42704060673713684},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.37070050835609436},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.30795300006866455},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28678643703460693},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.1615806519985199},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":8,"locations":[{"id":"doi:10.1145/2661635","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2661635","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire/bcf88ecd-42cf-4959-b313-bf94cd3fa07d","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/bcf88ecd-42cf-4959-b313-bf94cd3fa07d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Gomony, M D, Akesson, K B & Goossens, K G W 2015, 'A real-time multichannel memory controller and optimal mapping of memory clients to memory channels', ACM Transactions on Embedded Computing Systems, vol. 14, no. 2, pp. 25:1-25:27. https://doi.org/10.1145/2661635","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:856415","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=856415","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1539-9087","raw_type":"Article / Letter to the editor"},{"id":"pmh:884722","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=884722","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1539-9087","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:856415","is_oa":false,"landing_page_url":"http://repository.tue.nl/856415","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1539-9087","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:884722","is_oa":false,"landing_page_url":"http://repository.tue.nl/884722","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1539-9087","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:pure.tue.nl:publications/bcf88ecd-42cf-4959-b313-bf94cd3fa07d","is_oa":true,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=84923668300&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Gomony, M D, Akesson, K B & Goossens, K G W 2015, 'A real-time multichannel memory controller and optimal mapping of memory clients to memory channels', ACM Transactions on Embedded Computing Systems, vol. 14, no. 2, pp. 25:1-25:27. https://doi.org/10.1145/2661635","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:tue:oai:pure.tue.nl:publications/bcf88ecd-42cf-4959-b313-bf94cd3fa07d","is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/bcf88ecd-42cf-4959-b313-bf94cd3fa07d","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM Transactions on Embedded Computing Systems, 14(2), 25:1 - 25:27. Association for Computing Machinery, Inc","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire/bcf88ecd-42cf-4959-b313-bf94cd3fa07d","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/bcf88ecd-42cf-4959-b313-bf94cd3fa07d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Gomony, M D, Akesson, K B & Goossens, K G W 2015, 'A real-time multichannel memory controller and optimal mapping of memory clients to memory channels', ACM Transactions on Embedded Computing Systems, vol. 14, no. 2, pp. 25:1-25:27. https://doi.org/10.1145/2661635","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W14611369","https://openalex.org/W74952277","https://openalex.org/W1490795891","https://openalex.org/W1963765290","https://openalex.org/W1966777863","https://openalex.org/W1974927420","https://openalex.org/W1981191435","https://openalex.org/W1981588964","https://openalex.org/W1986632072","https://openalex.org/W1988592121","https://openalex.org/W2012623042","https://openalex.org/W2033872646","https://openalex.org/W2046995247","https://openalex.org/W2054461765","https://openalex.org/W2087876279","https://openalex.org/W2092411063","https://openalex.org/W2095712519","https://openalex.org/W2097831241","https://openalex.org/W2102800454","https://openalex.org/W2106342588","https://openalex.org/W2109321893","https://openalex.org/W2116390552","https://openalex.org/W2117285153","https://openalex.org/W2123948546","https://openalex.org/W2124230563","https://openalex.org/W2126308254","https://openalex.org/W2126598623","https://openalex.org/W2126810316","https://openalex.org/W2131467331","https://openalex.org/W2135116378","https://openalex.org/W2138968981","https://openalex.org/W2149243993","https://openalex.org/W2151950158","https://openalex.org/W2152729639","https://openalex.org/W2155627962","https://openalex.org/W2156588404","https://openalex.org/W2158378569","https://openalex.org/W2167195657","https://openalex.org/W2168771580","https://openalex.org/W2170503424","https://openalex.org/W2274911489","https://openalex.org/W3151935685","https://openalex.org/W4240067093","https://openalex.org/W4253795537"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W2753615087","https://openalex.org/W4312264564","https://openalex.org/W4243576563","https://openalex.org/W2565280077","https://openalex.org/W2168550483","https://openalex.org/W2338333993","https://openalex.org/W2782503170","https://openalex.org/W3025845664","https://openalex.org/W2526783553"],"abstract_inverted_index":{"Ever-increasing":[0],"demands":[1],"for":[2,69,112,230],"main":[3,95],"memory":[4,7,18,30,44,48,59,67,105,123,127,163],"bandwidth":[5,156],"and":[6,58,72,116,143,157,182,196,215,247,256],"speed/power":[8],"tradeoff":[9],"led":[10],"to":[11,46,51,77,121,125,251],"the":[12,43,47,126,140,144,152,172,175,183,213,228,253],"introduction":[13],"of":[14,27,42,139,174,193,258],"memories":[15,81],"with":[16,108,221],"multiple":[17],"channels,":[19,128],"such":[20],"as":[21,31],"Wide":[22,239],"IO":[23,240],"DRAM.":[24],"Efficient":[25],"utilization":[26],"a":[28,32,86,101,109,146,180,238,243],"multichannel":[29,70,80,104,162],"shared":[33],"resource":[34],"in":[35,82,97,179,191,209,216,242],"multiprocessor":[36],"real-time":[37,66,83,103,153],"systems":[38],"depends":[39],"on":[40,54,134,155],"mapping":[41,141,176,189,197,225],"clients":[45,124],"channels":[49],"according":[50],"their":[52],"requirements":[53],"latency,":[55],"bandwidth,":[56],"communication,":[57],"capacity.":[60],"However,":[61],"there":[62,73],"is":[63,74],"currently":[64],"no":[65,75],"controller":[68,106,164],"memories,":[71],"methodology":[76],"optimally":[78],"configure":[79],"systems.":[84],"As":[85],"first":[87],"work":[88],"toward":[89],"this":[90,98,259],"direction,":[91],"we":[92,170,235],"present":[93],"two":[94,118,187],"contributions":[96],"article:":[99],"(1)":[100],"configurable":[102],"architecture":[107,165],"novel":[110],"method":[111],"logical-to-physical":[113],"address":[114],"translation":[115],"(2)":[117],"design-time":[119],"methods":[120],"map":[122],"one":[129],"an":[130,135,203],"optimal":[131,204],"algorithm":[132,185],"based":[133],"integer":[136],"programming":[137],"formulation":[138,178],"problem,":[142],"other":[145],"fast":[147],"heuristic":[148,184,229],"algorithm.":[149],"We":[150,200],"demonstrate":[151,236],"guarantees":[154],"latency":[158],"provided":[159],"by":[160,166],"our":[161],"experimental":[167],"evaluation.":[168],"Furthermore,":[169],"compare":[171],"performance":[173],"problem":[177],"solver":[181,214],"against":[186],"existing":[188],"algorithms":[190],"terms":[192],"computation":[194],"time":[195],"success":[198],"ratio.":[199],"show":[201],"that":[202],"solution":[205],"can":[206],"be":[207],"found":[208],"2":[210],"hours":[211],"using":[212,227],"less":[217,222],"than":[218,223],"1":[219],"second":[220],"7%":[224],"failure":[226],"realistically":[231],"sized":[232],"problems.":[233],"Finally,":[234],"configuring":[237],"DRAM":[241],"high-definition":[244],"(HD)":[245],"video":[246],"graphics":[248],"processing":[249],"system":[250],"emphasize":[252],"practical":[254],"applicability":[255],"effectiveness":[257],"work.":[260]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":5}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}