{"id":"https://openalex.org/W2036201620","doi":"https://doi.org/10.1145/2660540.2660982","title":"Verification of Hardware Implementations through Correctness of their Recursive Definitions in PVS","display_name":"Verification of Hardware Implementations through Correctness of their Recursive Definitions in PVS","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2036201620","doi":"https://doi.org/10.1145/2660540.2660982","mag":"2036201620"},"language":"en","primary_location":{"id":"doi:10.1145/2660540.2660982","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2660540.2660982","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010438153","display_name":"Ariane Alves Almeida","orcid":"https://orcid.org/0000-0002-6235-8513"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ariane Alves Almeida","raw_affiliation_strings":["Department of Computer Science, University of Bras\u00edlia, 70910-900 Bras\u00edlia, D.F., Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bras\u00edlia, 70910-900 Bras\u00edlia, D.F., Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042189424","display_name":"Carlos H. Llanos","orcid":"https://orcid.org/0000-0002-0115-4461"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Carlos H. Llanos","raw_affiliation_strings":["Department of Mechanical Engineering, University of Bras\u00edlia, 70910-900 Bras\u00edlia, D.F., Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Mechanical Engineering, University of Bras\u00edlia, 70910-900 Bras\u00edlia, D.F., Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000748340","display_name":"Janier Arias-Garc\u00eda","orcid":"https://orcid.org/0000-0001-5203-3048"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Janier Arias-Garc\u00eda","raw_affiliation_strings":["Department of Mechanical Engineering, University of Bras\u00edlia, 70910-900 Bras\u00edlia, D.F., Brazil"],"affiliations":[{"raw_affiliation_string":"Department of Mechanical Engineering, University of Bras\u00edlia, 70910-900 Bras\u00edlia, D.F., Brazil","institution_ids":["https://openalex.org/I150729083"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043206848","display_name":"Maur\u00edcio Ayala-Rinc\u00f3n","orcid":"https://orcid.org/0000-0003-0089-3905"},"institutions":[{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mauricio Ayala-Rinc\u00f3n","raw_affiliation_strings":["Departments of Computer Science and Mathematics, University of Bras\u00edlia, 70910-900 Bras\u00edlia, D.F., Brazil","Departments of Computer Science and Mathematics, University of Brasilia, 70910-900 Brasilia, D.F., Brazil"],"affiliations":[{"raw_affiliation_string":"Departments of Computer Science and Mathematics, University of Bras\u00edlia, 70910-900 Bras\u00edlia, D.F., Brazil","institution_ids":["https://openalex.org/I150729083"]},{"raw_affiliation_string":"Departments of Computer Science and Mathematics, University of Brasilia, 70910-900 Brasilia, D.F., Brazil","institution_ids":["https://openalex.org/I150729083"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010438153"],"corresponding_institution_ids":["https://openalex.org/I150729083"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10051537,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8834643363952637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8000442385673523},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.603163480758667},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5997161269187927},{"id":"https://openalex.org/keywords/mathematical-proof","display_name":"Mathematical proof","score":0.48441559076309204},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.45870718359947205},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4316684305667877},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4287520945072174},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4129483103752136},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2172134518623352},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10605734586715698}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8834643363952637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8000442385673523},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.603163480758667},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5997161269187927},{"id":"https://openalex.org/C108710211","wikidata":"https://www.wikidata.org/wiki/Q11538","display_name":"Mathematical proof","level":2,"score":0.48441559076309204},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.45870718359947205},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4316684305667877},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4287520945072174},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4129483103752136},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2172134518623352},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10605734586715698},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2660540.2660982","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2660540.2660982","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1974638845","https://openalex.org/W1990033741","https://openalex.org/W2053382486","https://openalex.org/W2091905929","https://openalex.org/W2106551948","https://openalex.org/W2114042684","https://openalex.org/W2129196043","https://openalex.org/W2135743782","https://openalex.org/W2146109362","https://openalex.org/W2157924561","https://openalex.org/W2160719024","https://openalex.org/W2987907651","https://openalex.org/W3146075203"],"related_works":["https://openalex.org/W55831818","https://openalex.org/W2772436979","https://openalex.org/W2111870610","https://openalex.org/W2152752131","https://openalex.org/W161255303","https://openalex.org/W1544097700","https://openalex.org/W1488573418","https://openalex.org/W1922520186","https://openalex.org/W1946493810","https://openalex.org/W2391979747"],"abstract_inverted_index":{"An":[0],"approach":[1,38,55,88,144],"is":[2,39,56,64,99,128],"introduced":[3],"to":[4],"formally":[5],"verify":[6],"the":[7,34,79,85,97,102,109,117,151,157],"logical":[8,87,110],"correctness":[9,111],"of":[10,14,36,53,73,78,91,96,112,116,124,141,148,150],"reconfigurable":[11],"hardware":[12,167],"implementations":[13,152],"algebraic":[15,138],"operators.":[16],"Since":[17],"Hardware":[18],"Description":[19],"Languages":[20],"describe":[21],"circuits/systems":[22],"in":[23,84,101,164],"an":[24,60,113,137],"imperative":[25,46,92,139],"style":[26],"and":[27,69,71],"formalization":[28],"tools":[29],"use":[30],"recursive":[31,48,80],"specification":[32],"languages,":[33],"kernel":[35],"our":[37],"based":[40,65,129],"on":[41,66,130],"a":[42],"conservative":[43],"translation":[44],"from":[45],"into":[47],"implementations.":[49],"The":[50,94,143],"main":[51],"challenge":[52],"this":[54,125,165],"that":[57,63],"proofs":[58],"follow":[59],"inductive":[61],"schema":[62],"guaranteeing":[67],"pre":[68],"post-conditions":[70],"preservation":[72],"invariants":[74],"during":[75],"all":[76],"steps":[77],"execution":[81],"such":[82],"as":[83],"Floyd-Hoare's":[86],"for":[89],"verification":[90,147],"procedures.":[93],"applicability":[95],"methodology":[98],"illustrated":[100],"Proto-type":[103],"Verification":[104],"System":[105],"(PVS)":[106],"by":[107],"proving":[108,131],"FPGA":[114,126],"implementation":[115,127],"Gauss-Jordan":[118],"matrix":[119],"inversion":[120],"algorithm":[121],"(GJ).":[122],"Correctness":[123],"its":[132],"functional":[133],"equivalence":[134],"(FEq)":[135],"with":[136],"definition":[140],"GJ.":[142],"allows":[145],"formal":[146],"fragments":[149],"either":[153],"simultaneously":[154],"or":[155],"afterwards":[156],"design":[158],"process":[159],"has":[160],"been":[161],"finished,":[162],"avoiding":[163],"way":[166],"development":[168],"delays.":[169]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}