{"id":"https://openalex.org/W1980547693","doi":"https://doi.org/10.1145/2660540.2660541","title":"Balanced Prefetching Aggressiveness Controller for NoC-based Multiprocessor","display_name":"Balanced Prefetching Aggressiveness Controller for NoC-based Multiprocessor","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1980547693","doi":"https://doi.org/10.1145/2660540.2660541","mag":"1980547693"},"language":"en","primary_location":{"id":"doi:10.1145/2660540.2660541","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2660540.2660541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053979598","display_name":"Andr\u00e9 Aziz","orcid":null},"institutions":[{"id":"https://openalex.org/I25112270","display_name":"Universidade Federal de Pernambuco","ror":"https://ror.org/047908t24","country_code":"BR","type":"education","lineage":["https://openalex.org/I25112270"]},{"id":"https://openalex.org/I62921916","display_name":"Universidade Federal Rural de Pernambuco","ror":"https://ror.org/02ksmb993","country_code":"BR","type":"education","lineage":["https://openalex.org/I62921916"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 Aziz","raw_affiliation_strings":["Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil and Statistics and Informatics Department, Federal Rural University of Pernambuco, UFRPE, Recife, Brazil","Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil and Statistics and Informatics Department, Federal Rural University of Pernambuco, UFRPE, Recife, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil and Statistics and Informatics Department, Federal Rural University of Pernambuco, UFRPE, Recife, Brazil","institution_ids":["https://openalex.org/I25112270","https://openalex.org/I62921916"]},{"raw_affiliation_string":"Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil and Statistics and Informatics Department, Federal Rural University of Pernambuco, UFRPE, Recife, Brazil#TAB#","institution_ids":["https://openalex.org/I62921916"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061363071","display_name":"Maria Cireno","orcid":null},"institutions":[{"id":"https://openalex.org/I25112270","display_name":"Universidade Federal de Pernambuco","ror":"https://ror.org/047908t24","country_code":"BR","type":"education","lineage":["https://openalex.org/I25112270"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Maria Cireno","raw_affiliation_strings":["Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil","institution_ids":["https://openalex.org/I25112270"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059245199","display_name":"Edna Barros","orcid":"https://orcid.org/0000-0001-6479-3052"},"institutions":[{"id":"https://openalex.org/I25112270","display_name":"Universidade Federal de Pernambuco","ror":"https://ror.org/047908t24","country_code":"BR","type":"education","lineage":["https://openalex.org/I25112270"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Edna Barros","raw_affiliation_strings":["Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil","institution_ids":["https://openalex.org/I25112270"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011040310","display_name":"Bruno Prado","orcid":"https://orcid.org/0000-0002-9419-0508"},"institutions":[{"id":"https://openalex.org/I190085865","display_name":"Universidade Federal de Sergipe","ror":"https://ror.org/028ka0n85","country_code":"BR","type":"education","lineage":["https://openalex.org/I190085865"]},{"id":"https://openalex.org/I25112270","display_name":"Universidade Federal de Pernambuco","ror":"https://ror.org/047908t24","country_code":"BR","type":"education","lineage":["https://openalex.org/I25112270"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Prado","raw_affiliation_strings":["Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil and Department of Computing, Federal University of Sergipe, UFS, Sao Cristovao, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics Center, Federal University of Pernambuco, UFPE, Recife, Brazil and Department of Computing, Federal University of Sergipe, UFS, Sao Cristovao, Brazil","institution_ids":["https://openalex.org/I190085865","https://openalex.org/I25112270"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4031,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.48453224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8579286336898804},{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.8057332634925842},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6194697022438049},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6041685938835144},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5788446068763733},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.49261313676834106},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.48447680473327637},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4774911105632782},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.46579086780548096},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4361416697502136},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42924970388412476},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.35961294174194336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3259654641151428},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2645852565765381},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.2514616847038269},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25077855587005615}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8579286336898804},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.8057332634925842},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6194697022438049},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6041685938835144},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5788446068763733},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.49261313676834106},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.48447680473327637},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4774911105632782},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.46579086780548096},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4361416697502136},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42924970388412476},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.35961294174194336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3259654641151428},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2645852565765381},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.2514616847038269},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25077855587005615},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2660540.2660541","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2660540.2660541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 27th Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323678","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Ci\u00eancia e Tecnologia do Estado de Pernambuco","ror":"https://ror.org/02te5rf52"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W1555915743","https://openalex.org/W1686420892","https://openalex.org/W1994438830","https://openalex.org/W2043785486","https://openalex.org/W2057074087","https://openalex.org/W2067593857","https://openalex.org/W2125305952","https://openalex.org/W2152659795","https://openalex.org/W2159767828","https://openalex.org/W2166620913","https://openalex.org/W2171006257","https://openalex.org/W3149124986","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4247641071","https://openalex.org/W2136522229","https://openalex.org/W2039393702","https://openalex.org/W2153808063","https://openalex.org/W2163134761","https://openalex.org/W2126827366","https://openalex.org/W15724499","https://openalex.org/W2153372734","https://openalex.org/W4234107648","https://openalex.org/W2586378910"],"abstract_inverted_index":{"The":[0,171],"performance":[1],"gap":[2],"between":[3],"memory":[4,30,107],"hierarchy":[5],"and":[6,12,31,78,108,180,195],"processor":[7,155],"is":[8,16],"a":[9,26,67,85,91,116,143,149,163,174,208],"well-known":[10],"issue":[11],"the":[13,36,53,57,81,88,96,120,124,128,132,135,154,159,168,185,190],"prefetching":[14,45,51,70,89,114,200,212],"approach":[15],"often":[17],"used":[18],"to":[19,63,178,207],"minimize":[20],"this":[21,138,140],"problem.":[22],"This":[23],"technique":[24],"performs":[25],"data":[27],"prefetch":[28],"in":[29,35,56,134,162,184,189],"makes":[32],"it":[33],"available":[34],"private":[37],"cache":[38,61,73,191],"before":[39],"its":[40],"request.":[41],"Thus,":[42],"as":[43,106],"more":[44],"transactions":[46],"are":[47],"performed":[48],"(very":[49],"aggressive":[50,69,113],"aggressiveness),":[52],"miss":[54],"rate":[55],"first":[58],"levels":[59],"of":[60,90,98,115,176,197],"tends":[62],"be":[64],"lower.":[65],"However,":[66],"very":[68,112],"can":[71,118],"cause":[72],"pollution,":[74],"increase":[75,196],"network":[76,109,121,129],"traffic,":[77],"thereby":[79],"degrade":[80],"system":[82,209],"performance.":[83],"In":[84,137],"multiprocessors":[86],"platform,":[87],"core":[92,117],"could":[93],"interfere":[94],"on":[95,167,182,193,199],"operation":[97],"others":[99],"cores":[100],"since":[101],"they":[102],"share":[103],"resources,":[104],"such":[105],"bandwidth.":[110],"A":[111],"overload":[119],"connection,":[122],"increasing":[123,131],"communication":[125],"which":[126],"delays":[127],"requests,":[130],"penalty":[133],"processor.":[136],"context,":[139],"paper":[141],"presents":[142],"Balanced":[144],"Prefetching":[145],"Aggressiveness":[146],"Controller":[147],"for":[148,202],"multiprocessor":[150,165],"platform":[151],"that":[152],"minimizes":[153],"penalty.":[156],"We":[157],"tested":[158],"proposed":[160],"controller":[161],"network-based":[164],"based":[166],"Sparc":[169],"V8.":[170],"results":[172],"show":[173],"reduction":[175],"up":[177],"23%":[179],"7%":[181],"average":[183],"processor's":[186],"penalty,":[187],"34%":[188],"pollution":[192],"average,":[194],"30%":[198],"accuracy":[201],"concurrent":[203],"applications":[204],"when":[205],"compared":[206],"with":[210],"fixed":[211],"aggressiveness":[213],"approach.":[214]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}