{"id":"https://openalex.org/W2130311883","doi":"https://doi.org/10.1145/2647950","title":"WaveSync","display_name":"WaveSync","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2130311883","doi":"https://doi.org/10.1145/2647950","mag":"2130311883"},"language":"en","primary_location":{"id":"doi:10.1145/2647950","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2647950","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088556068","display_name":"Yoon Seok Yang","orcid":"https://orcid.org/0000-0001-6819-9974"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yoon Seok Yang","raw_affiliation_strings":["Texas A&M University, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, TX","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061510818","display_name":"Reeshav Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Reeshav Kumar","raw_affiliation_strings":["Texas A&M University, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, TX","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112468803","display_name":"Gwan Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gwan Choi","raw_affiliation_strings":["Texas A&M University, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, TX","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082578661","display_name":"Paul V. Gratz","orcid":"https://orcid.org/0000-0001-7120-7189"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul V. Gratz","raw_affiliation_strings":["Texas A&M University, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, TX","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.3483,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68399655,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"19","issue":"4","first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8688101768493652},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.7362048625946045},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7146725654602051},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7127389907836914},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.628511369228363},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5187513828277588},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.45680516958236694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4553636908531189},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4532308876514435},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.45225951075553894},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.42570409178733826},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4231325685977936},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.397804319858551},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.35522621870040894},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3548726737499237},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2070992887020111},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.17144709825515747},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16632437705993652},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13566774129867554}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8688101768493652},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.7362048625946045},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7146725654602051},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7127389907836914},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.628511369228363},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5187513828277588},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.45680516958236694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4553636908531189},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4532308876514435},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.45225951075553894},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.42570409178733826},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4231325685977936},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.397804319858551},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.35522621870040894},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3548726737499237},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2070992887020111},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.17144709825515747},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16632437705993652},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13566774129867554},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2647950","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2647950","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1544623790","https://openalex.org/W1965748010","https://openalex.org/W1970310355","https://openalex.org/W1983137717","https://openalex.org/W2003049733","https://openalex.org/W2059709103","https://openalex.org/W2077556206","https://openalex.org/W2080587479","https://openalex.org/W2097327903","https://openalex.org/W2099399959","https://openalex.org/W2106418317","https://openalex.org/W2111531437","https://openalex.org/W2116981307","https://openalex.org/W2121585416","https://openalex.org/W2123184444","https://openalex.org/W2125357468","https://openalex.org/W2136994107","https://openalex.org/W2143310750","https://openalex.org/W2145021036","https://openalex.org/W2146258657","https://openalex.org/W2148371977","https://openalex.org/W2156025066","https://openalex.org/W2162720403","https://openalex.org/W2165021839","https://openalex.org/W2165679090","https://openalex.org/W2167308910","https://openalex.org/W2171851068","https://openalex.org/W2171898155","https://openalex.org/W2603178913","https://openalex.org/W3143601411","https://openalex.org/W3150612471","https://openalex.org/W4231436395","https://openalex.org/W4240753366","https://openalex.org/W4242472899","https://openalex.org/W4251382119","https://openalex.org/W4298052798"],"related_works":["https://openalex.org/W2108168368","https://openalex.org/W2390220487","https://openalex.org/W2325117947","https://openalex.org/W2389820945","https://openalex.org/W2793650255","https://openalex.org/W2349909378","https://openalex.org/W2146587443","https://openalex.org/W2363244767","https://openalex.org/W2007787415","https://openalex.org/W2130311883"],"abstract_inverted_index":{"WaveSync":[0,13,43,201],"is":[1,87,113,143,163,179],"a":[2,6,34,69,124,183,186,195,214],"network-on-chip":[3],"architecture":[4],"for":[5,147,174],"globally":[7],"asynchronous":[8,155],"locally-synchronous":[9],"(GALS)":[10],"design.":[11],"The":[12,74,141,199],"design":[14],"facilitates":[15],"low-latency":[16],"communication":[17],"leveraging":[18],"the":[19,25,31,38,48,63,85,91,101,105,130,133,138,145,150,154,159,169,191],"source-synchronous":[20,66],"clock":[21,56,77,108,131],"sent":[22],"along":[23],"with":[24,60,128,158],"data":[26,75,102,134],"to":[27],"time":[28],"components":[29,50],"in":[30,68,104,123,209],"datapath":[32],"of":[33,40,62,90,93,107,172],"downstream":[35],"router,":[36],"reducing":[37],"number":[39,92],"synchronizations":[41],"needed.":[42],"accomplishes":[44],"this":[45,95],"by":[46,207],"partitioning":[47],"router":[49],"at":[51,137,190],"each":[52,58,81],"node":[53],"into":[54],"different":[55],"domains,":[57],"synchronized":[59],"one":[61],"orthogonal":[64],"incoming":[65],"clocks":[67],"GALS":[70,161,205],"2D":[71],"mesh":[72],"network.":[73],"and":[76,110,132],"subsequently":[78],"propagate":[79],"through":[80],"node/router":[82],"synchronously":[83],"until":[84],"destination":[86],"reached,":[88],"regardless":[89],"hops":[94],"may":[96],"take.":[97],"As":[98],"long":[99,125],"as":[100,121],"travels":[103],"path":[106],"propagation":[109],"no":[111],"congestion":[112],"encountered,":[114],"it":[115],"will":[116],"be":[117],"propagated":[118],"without":[119],"latching":[120],"if":[122],"combinatorial":[126],"path,":[127],"both":[129],"accruing":[135],"delay":[136],"same":[139],"rate.":[140],"result":[142],"that":[144],"need":[146],"synchronization":[148,178],"between":[149],"mesochronous":[151],"nodes":[152],"and/or":[153],"control":[156],"associated":[157],"typical":[160],"network":[162,202],"completely":[164],"eliminated.":[165],"To":[166],"further":[167],"reduce":[168],"latency":[170],"overhead":[171],"synchronization,":[173],"those":[175],"occasions":[176],"when":[177],"still":[180],"required":[181],"(when":[182],"flit":[184],"takes":[185],"turn":[187],"or":[188],"arrives":[189],"destination),":[192],"we":[193],"propose":[194],"novel":[196],"less-than-one-cycle":[197],"synchronizer.":[198],"proposed":[200],"outperforms":[203],"conventional":[204],"networks":[206],"87--90%":[208],"average":[210],"latency,":[211],"synthesized":[212],"using":[213],"45nm":[215],"CMOS":[216],"library.":[217]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2016-06-24T00:00:00"}