{"id":"https://openalex.org/W2056350318","doi":"https://doi.org/10.1145/2629651","title":"GENESIS","display_name":"GENESIS","publication_year":2015,"publication_date":"2015-01-21","ids":{"openalex":"https://openalex.org/W2056350318","doi":"https://doi.org/10.1145/2629651","mag":"2056350318"},"language":"en","primary_location":{"id":"doi:10.1145/2629651","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2629651","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055307805","display_name":"Dionysios Diamantopoulos","orcid":"https://orcid.org/0000-0003-2979-5946"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dionysios Diamantopoulos","raw_affiliation_strings":["National Technical University of Athens, Greece",", National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":", National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072486756","display_name":"Kostas Siozios","orcid":"https://orcid.org/0000-0002-0285-2202"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Kostas Siozios","raw_affiliation_strings":["National Technical University of Athens, Greece",", National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":", National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076432415","display_name":"Sotirios Xydis","orcid":"https://orcid.org/0000-0003-3151-2730"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sotirios Xydis","raw_affiliation_strings":["Politechnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politechnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["National Technical University of Athens, Greece",", National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":", National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07961303,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"14","issue":"1","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8995822668075562},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6888018846511841},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6493488550186157},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5754903554916382},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5199664831161499},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4834173917770386},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4589034914970398},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4326571822166443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3569697141647339},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15001896023750305}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8995822668075562},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6888018846511841},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6493488550186157},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5754903554916382},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5199664831161499},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4834173917770386},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4589034914970398},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4326571822166443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3569697141647339},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15001896023750305},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2629651","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2629651","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1493437326","https://openalex.org/W1511675805","https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1685955380","https://openalex.org/W1979542887","https://openalex.org/W1990649900","https://openalex.org/W1990771923","https://openalex.org/W1997008204","https://openalex.org/W2008531154","https://openalex.org/W2023462222","https://openalex.org/W2040630985","https://openalex.org/W2060058231","https://openalex.org/W2062052521","https://openalex.org/W2067446923","https://openalex.org/W2079454012","https://openalex.org/W2095954771","https://openalex.org/W2100412947","https://openalex.org/W2101356024","https://openalex.org/W2104079056","https://openalex.org/W2114820519","https://openalex.org/W2120810386","https://openalex.org/W2124377461","https://openalex.org/W2124811932","https://openalex.org/W2125725328","https://openalex.org/W2135417136","https://openalex.org/W2139637699","https://openalex.org/W2142288012","https://openalex.org/W2146748048","https://openalex.org/W2147169375","https://openalex.org/W2150871235","https://openalex.org/W2161160262","https://openalex.org/W2161181705","https://openalex.org/W2162122092","https://openalex.org/W2162562275","https://openalex.org/W2166289398","https://openalex.org/W2326740504","https://openalex.org/W2543650530","https://openalex.org/W2561675875"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2045183646","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W3023876411","https://openalex.org/W123152114"],"abstract_inverted_index":{"Placement":[0],"is":[1],"though":[2],"as":[3,25,77],"the":[4,19,30,57,72],"most":[5],"time-consuming":[6],"processes":[7],"in":[8],"physical":[9],"implementation":[10],"flows":[11],"for":[12],"reconfigurable":[13],"architectures,":[14],"while":[15],"it":[16,26,78],"highly":[17],"affects":[18],"quality":[20],"of":[21,74,82],"derived":[22],"application":[23],"implementation,":[24],"has":[27],"impact":[28],"on":[29,43],"maximum":[31],"operating":[32],"frequency.":[33],"Throughout":[34],"this":[35,75],"article,":[36],"we":[37],"propose":[38],"a":[39],"novel":[40],"placer,":[41],"based":[42],"genetic":[44],"algorithm,":[45],"targeting":[46],"to":[47],"FPGAs.":[48],"Rather":[49],"than":[50],"relevant":[51],"approaches,":[52],"which":[53,63],"are":[54],"executed":[55],"sequentially,":[56],"new":[58],"placer":[59],"exhibits":[60],"inherent":[61],"parallelism,":[62],"can":[64],"benefit":[65],"from":[66],"multicore":[67],"processors.":[68],"Experimental":[69],"results":[70],"prove":[71],"effectiveness":[73],"solution,":[76],"achieves":[79],"average":[80],"reduction":[81],"execution":[83],"runtime":[84],"and":[85,90],"application\u2019s":[86],"delay":[87],"by":[88],"67\u00d7":[89],"16%,":[91],"respectively.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2016-06-24T00:00:00"}