{"id":"https://openalex.org/W2004851214","doi":"https://doi.org/10.1145/2627373.2627376","title":"Abstracting Vector Architectures in Library Generators","display_name":"Abstracting Vector Architectures in Library Generators","publication_year":2014,"publication_date":"2014-06-09","ids":{"openalex":"https://openalex.org/W2004851214","doi":"https://doi.org/10.1145/2627373.2627376","mag":"2004851214"},"language":"en","primary_location":{"id":"doi:10.1145/2627373.2627376","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2627373.2627376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ACM SIGPLAN International Workshop on Libraries, Languages, and Compilers for Array Programming","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027784711","display_name":"Alen Stojanov","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Alen Stojanov","raw_affiliation_strings":["Department of Computer Science, ETH Zurich","Department of Computer, Science, ETH Zurich"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, ETH Zurich","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Department of Computer, Science, ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032453640","display_name":"Georg Ofenbeck","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Georg Ofenbeck","raw_affiliation_strings":["Department of Computer Science, ETH Zurich","Department of Computer, Science, ETH Zurich"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, ETH Zurich","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Department of Computer, Science, ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003153354","display_name":"Tiark Rompf","orcid":"https://orcid.org/0000-0002-2068-3238"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tiark Rompf","raw_affiliation_strings":["EPFL and Oracle Labs"],"affiliations":[{"raw_affiliation_string":"EPFL and Oracle Labs","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076407181","display_name":"Markus P\u00fcschel","orcid":"https://orcid.org/0000-0001-8834-8551"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Markus P\u00fcschel","raw_affiliation_strings":["Department of Computer Science, ETH Zurich","Department of Computer, Science, ETH Zurich"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, ETH Zurich","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Department of Computer, Science, ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5027784711"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.9194,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74259358,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"14","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8213944435119629},{"id":"https://openalex.org/keywords/digital-subscriber-line","display_name":"Digital subscriber line","score":0.8193358182907104},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5945130586624146},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.5919824242591858},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5854032039642334},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.560752809047699},{"id":"https://openalex.org/keywords/intrinsics","display_name":"Intrinsics","score":0.5515642762184143},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.5438982844352722},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.52215576171875},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5052908062934875},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.48463326692581177},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4737718403339386},{"id":"https://openalex.org/keywords/domain-specific-language","display_name":"Domain-specific language","score":0.47037237882614136},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2060941457748413}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8213944435119629},{"id":"https://openalex.org/C201374245","wikidata":"https://www.wikidata.org/wiki/Q104534","display_name":"Digital subscriber line","level":2,"score":0.8193358182907104},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5945130586624146},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.5919824242591858},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5854032039642334},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.560752809047699},{"id":"https://openalex.org/C2908650547","wikidata":"https://www.wikidata.org/wiki/Q20999234","display_name":"Intrinsics","level":2,"score":0.5515642762184143},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.5438982844352722},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.52215576171875},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5052908062934875},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.48463326692581177},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4737718403339386},{"id":"https://openalex.org/C135257023","wikidata":"https://www.wikidata.org/wiki/Q691358","display_name":"Domain-specific language","level":2,"score":0.47037237882614136},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2060941457748413},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2627373.2627376","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2627373.2627376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of ACM SIGPLAN International Workshop on Libraries, Languages, and Compilers for Array Programming","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W52863793","https://openalex.org/W288065879","https://openalex.org/W1542147302","https://openalex.org/W1551170326","https://openalex.org/W1749979338","https://openalex.org/W1964031104","https://openalex.org/W1973305402","https://openalex.org/W1997353343","https://openalex.org/W2008070495","https://openalex.org/W2020580827","https://openalex.org/W2039227678","https://openalex.org/W2047656763","https://openalex.org/W2055312318","https://openalex.org/W2073085805","https://openalex.org/W2087929260","https://openalex.org/W2092086844","https://openalex.org/W2094455839","https://openalex.org/W2104527179","https://openalex.org/W2118927907","https://openalex.org/W2132598718","https://openalex.org/W2136952590","https://openalex.org/W2147146929","https://openalex.org/W2147578933","https://openalex.org/W2148599839","https://openalex.org/W2158094629","https://openalex.org/W2160183719","https://openalex.org/W2164197394","https://openalex.org/W2240938131","https://openalex.org/W2963514484","https://openalex.org/W2987803397","https://openalex.org/W3017193247","https://openalex.org/W3030144570","https://openalex.org/W4233358870","https://openalex.org/W4238358364","https://openalex.org/W4240054498","https://openalex.org/W4241563291","https://openalex.org/W4299828299","https://openalex.org/W6655223140"],"related_works":["https://openalex.org/W2155649074","https://openalex.org/W2109776807","https://openalex.org/W4289638474","https://openalex.org/W2069504277","https://openalex.org/W2119542776","https://openalex.org/W2014596857","https://openalex.org/W4401454459","https://openalex.org/W2582410692","https://openalex.org/W2140083133","https://openalex.org/W2293666837"],"abstract_inverted_index":{"We":[0,30],"present":[1],"FGen,":[2],"a":[3,25,34,51],"program":[4],"generator":[5,14],"for":[6,45],"high":[7,26],"performance":[8],"convolution":[9],"operations":[10],"(finite-impulse-response":[11],"filters).":[12],"The":[13],"uses":[15],"an":[16],"internal":[17],"mathematical":[18],"DSL":[19,87],"to":[20,36,39,58,67,89],"enable":[21],"structural":[22],"optimization":[23],"at":[24],"level":[27],"of":[28],"abstraction.":[29],"use":[31],"FGen":[32],"as":[33],"testbed":[35],"demonstrate":[37],"how":[38,57],"provide":[40],"modular":[41],"and":[42,61,77],"extensible":[43],"support":[44],"modern":[46],"SIMD":[47],"vector":[48,94],"architectures":[49],"in":[50],"DSL-based":[52],"generator.":[53],"Specifically,":[54],"we":[55],"show":[56],"combine":[59],"staging":[60],"generic":[62],"programming":[63],"with":[64,92,105],"type":[65,73],"classes":[66],"abstract":[68],"over":[69],"both":[70],"the":[71,78,99],"data":[72],"(real":[74],"or":[75,83],"complex)":[76],"target":[79],"architecture":[80],"(e.g.,":[81],"SSE":[82],"AVX)":[84],"when":[85],"mapping":[86],"expressions":[88],"C":[90],"code":[91,101],"explicit":[93],"intrinsics.":[95],"Benchmarks":[96],"shows":[97],"that":[98],"generated":[100],"is":[102],"highly":[103],"competitive":[104],"commercial":[106],"libraries.":[107]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}