{"id":"https://openalex.org/W2156507858","doi":"https://doi.org/10.1145/2627369.2627651","title":"Design exploration of racetrack lower-level caches","display_name":"Design exploration of racetrack lower-level caches","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2156507858","doi":"https://doi.org/10.1145/2627369.2627651","mag":"2156507858"},"language":"en","primary_location":{"id":"doi:10.1145/2627369.2627651","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2627369.2627651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103258530","display_name":"Zhenyu Sun","orcid":"https://orcid.org/0000-0002-6584-3629"},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhenyu Sun","raw_affiliation_strings":["Broadcom Corp., San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadcom Corp., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066400911","display_name":"Xiuyuan Bi","orcid":"https://orcid.org/0000-0002-7401-6764"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiuyuan Bi","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030875484","display_name":"Alex K. Jones","orcid":"https://orcid.org/0000-0001-7498-0206"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex K. Jones","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100429403","display_name":"Hai Li","orcid":"https://orcid.org/0000-0003-3228-6544"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Li","raw_affiliation_strings":["University of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.5989,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.9373733,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7994556427001953},{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.6663489937782288},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6535115838050842},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5860040187835693},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5790320038795471},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5276095867156982},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5267557501792908},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49460574984550476},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4515031576156616},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.42609864473342896},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.41876888275146484},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.41228172183036804},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41211721301078796},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.39395207166671753},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38386887311935425},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.21124786138534546},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.1763138473033905},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13156834244728088},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.09872445464134216},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.08316132426261902},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07573655247688293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7994556427001953},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.6663489937782288},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6535115838050842},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5860040187835693},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5790320038795471},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5276095867156982},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5267557501792908},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49460574984550476},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4515031576156616},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.42609864473342896},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.41876888275146484},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.41228172183036804},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41211721301078796},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.39395207166671753},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38386887311935425},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.21124786138534546},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.1763138473033905},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13156834244728088},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.09872445464134216},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.08316132426261902},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07573655247688293},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2627369.2627651","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2627369.2627651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G1106023387","display_name":null,"funder_award_id":"CNS-1311706","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"},{"id":"https://openalex.org/G3280080460","display_name":null,"funder_award_id":"CNS-1342566","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1599561009","https://openalex.org/W1994569665","https://openalex.org/W2005242923","https://openalex.org/W2010202670","https://openalex.org/W2020583007","https://openalex.org/W2029083842","https://openalex.org/W2078760460","https://openalex.org/W2108048675","https://openalex.org/W2116050867","https://openalex.org/W2154616477","https://openalex.org/W2543205889","https://openalex.org/W2578507560","https://openalex.org/W3103473723","https://openalex.org/W3143740944","https://openalex.org/W4240163901","https://openalex.org/W6657699058"],"related_works":["https://openalex.org/W3165129262","https://openalex.org/W2140040762","https://openalex.org/W3166376649","https://openalex.org/W4315977482","https://openalex.org/W1605281289","https://openalex.org/W4206506422","https://openalex.org/W3138885233","https://openalex.org/W3081286979","https://openalex.org/W2080843961","https://openalex.org/W2971784102"],"abstract_inverted_index":{"The":[0],"recent":[1],"successful":[2],"integration":[3],"of":[4,66],"magnetic":[5,24],"racetrack":[6,19,55,103],"memory":[7,20],"forecasts":[8],"a":[9,53,71,77],"new":[10],"computing":[11],"era":[12],"with":[13,96],"unprecedentedly":[14],"high-density":[15],"on-chip":[16],"storage.":[17],"However,":[18],"accesses":[21],"require":[22],"frequent":[23],"domain":[25],"shifting,":[26],"introducing":[27],"overheads":[28,87],"in":[29],"access":[30,74,80],"latency":[31],"and":[32,40,47],"energy":[33,113],"consumption.":[34],"In":[35],"this":[36,51],"paper,":[37],"we":[38],"evaluate":[39],"compare":[41],"several":[42],"different":[43,62],"physical":[44],"layout":[45],"strategies":[46],"array":[48,63],"organizations.":[49],"From":[50],"evaluation,":[52],"workload-oriented":[54],"LLC":[56,104,112],"architecture":[57],"is":[58,68,82],"proposed":[59,102],"that":[60,94],"combines":[61],"types,":[64],"each":[65],"which":[67],"tailored":[69],"to":[70,84],"specific":[72],"data":[73],"pattern.":[75],"Further,":[76],"resizable":[78],"cache":[79],"strategy":[81],"applied":[83],"reduce":[85,111],"shifting":[86],"at":[88],"runtime.":[89],"Our":[90],"simulation":[91],"results":[92],"show":[93],"compared":[95],"the":[97,101],"leading":[98],"racetrack-based":[99],"cache,":[100],"can":[105],"improve":[106],"system":[107],"performance":[108],"by":[109,115],"13.2%":[110],"consumption":[114],"30.4%.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}