{"id":"https://openalex.org/W2058022120","doi":"https://doi.org/10.1145/2618128.2618129","title":"Main memory and cache performance of intel sandy bridge and AMD bulldozer","display_name":"Main memory and cache performance of intel sandy bridge and AMD bulldozer","publication_year":2014,"publication_date":"2014-06-10","ids":{"openalex":"https://openalex.org/W2058022120","doi":"https://doi.org/10.1145/2618128.2618129","mag":"2058022120"},"language":"en","primary_location":{"id":"doi:10.1145/2618128.2618129","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2618128.2618129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091536912","display_name":"Daniel Molka","orcid":"https://orcid.org/0000-0001-8375-2280"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Molka","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028693652","display_name":"Daniel Hackenberg","orcid":"https://orcid.org/0000-0002-8491-770X"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Hackenberg","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050736312","display_name":"Robert Sch\u00f6ne","orcid":"https://orcid.org/0009-0003-0666-4166"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Sch\u00f6ne","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":4.0306,"has_fulltext":false,"cited_by_count":57,"citation_normalized_percentile":{"value":0.9455833,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8313232660293579},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6159430146217346},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6094753742218018},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5716696977615356},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5454304218292236},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5382182002067566},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5085364580154419},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.47272390127182007},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.47113579511642456},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46279239654541016},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4485328793525696},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4475826621055603},{"id":"https://openalex.org/keywords/bridge","display_name":"Bridge (graph theory)","score":0.4298766851425171},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.41453564167022705},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34886783361434937},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3310416042804718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30783575773239136},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12973332405090332},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.09791088104248047}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8313232660293579},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6159430146217346},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6094753742218018},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5716696977615356},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5454304218292236},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5382182002067566},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5085364580154419},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.47272390127182007},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.47113579511642456},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46279239654541016},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4485328793525696},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4475826621055603},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.4298766851425171},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.41453564167022705},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34886783361434937},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3310416042804718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30783575773239136},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12973332405090332},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.09791088104248047},{"id":"https://openalex.org/C126322002","wikidata":"https://www.wikidata.org/wiki/Q11180","display_name":"Internal medicine","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2618128.2618129","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2618128.2618129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the workshop on Memory Systems Performance and Correctness","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8886295782","display_name":null,"funder_award_id":"BMBF 16N10186","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"}],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W35088483","https://openalex.org/W1600950776","https://openalex.org/W1608475339","https://openalex.org/W1665082976","https://openalex.org/W1961751213","https://openalex.org/W2021685712","https://openalex.org/W2032136713","https://openalex.org/W2036026652","https://openalex.org/W2043143850","https://openalex.org/W2046996113","https://openalex.org/W2067470670","https://openalex.org/W2105321788","https://openalex.org/W2109507849","https://openalex.org/W2147743629","https://openalex.org/W2166696935","https://openalex.org/W2170241157","https://openalex.org/W2915302064","https://openalex.org/W3103104567","https://openalex.org/W4206402441"],"related_works":["https://openalex.org/W1539379314","https://openalex.org/W2107914397","https://openalex.org/W2139534474","https://openalex.org/W2125066751","https://openalex.org/W4285717824","https://openalex.org/W2045288931","https://openalex.org/W2339034473","https://openalex.org/W4200309432","https://openalex.org/W1806602459","https://openalex.org/W1975698617"],"abstract_inverted_index":{"Application":[0],"performance":[1,43,72,156],"on":[2],"multicore":[3],"processors":[4],"is":[5],"seldom":[6],"constrained":[7],"by":[8,23],"the":[9,24,55,63,103,120],"speed":[10],"of":[11,66,90,136,163],"floating":[12],"point":[13],"or":[14,35],"integer":[15],"units.":[16],"Much":[17],"more":[18],"often,":[19],"limitations":[20],"are":[21,108],"caused":[22],"memory":[25,36,42,71,104,155],"subsystem,":[26],"particularly":[27],"shared":[28],"resources":[29],"such":[30],"as":[31],"last":[32],"level":[33],"caches":[34],"controllers.":[37],"Measuring,":[38],"predicting":[39],"and":[40,58,68,96,117,124,145,158],"modeling":[41],"becomes":[44],"a":[45,88],"steeper":[46],"challenge":[47],"with":[48,141],"each":[49],"new":[50],"processor":[51],"generation":[52],"due":[53],"to":[54,76,99,110,118,131],"growing":[56],"complexity":[57],"core":[59],"count.":[60],"We":[61,126],"tackle":[62],"important":[64],"aspect":[65],"measuring":[67],"understanding":[69],"undocumented":[70],"numbers":[73],"in":[74,102],"order":[75],"create":[77],"valuable":[78],"insight":[79],"into":[80],"microprocessor":[81],"details.":[82],"For":[83],"this,":[84],"we":[85,152],"build":[86],"upon":[87],"set":[89],"sophisticated":[91],"benchmarks":[92,107,130,151],"that":[93],"support":[94,111],"latency":[95],"bandwidth":[97,115],"measurements":[98,116],"arbitrary":[100],"locations":[101],"subsystem.":[105],"These":[106],"extended":[109],"AVX":[112],"instructions":[113],"for":[114],"integrate":[119],"coherence":[121],"states":[122],"(O)wned":[123],"(F)orward.":[125],"then":[127],"use":[128],"these":[129],"perform":[132],"an":[133],"indepth":[134],"analysis":[135],"current":[137],"ccNUMA":[138],"multiprocessor":[139],"systems":[140],"Intel":[142],"(Sandy":[143],"Bridge-EP)":[144],"AMD":[146],"(Bulldozer)":[147],"processors.":[148],"Using":[149],"our":[150],"present":[153],"fundamental":[154],"data":[157],"illustrate":[159],"performance-relevant":[160],"architectural":[161],"properties":[162],"both":[164],"designs.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}