{"id":"https://openalex.org/W4240159112","doi":"https://doi.org/10.1145/2613908","title":"Proceedings of International Workshop on Manycore Embedded Systems","display_name":"Proceedings of International Workshop on Manycore Embedded Systems","publication_year":2014,"publication_date":"2014-06-15","ids":{"openalex":"https://openalex.org/W4240159112","doi":"https://doi.org/10.1145/2613908"},"language":"en","primary_location":{"id":"doi:10.1145/2613908","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2613908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"type":"paratext","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":true,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.785099983215332,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.785099983215332,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.9140156507492065},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8186213970184326},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7114872932434082},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.550872802734375},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4805353283882141},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.462934672832489},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.44928881525993347},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3566429018974304},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.24813029170036316},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.0795573890209198},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.05884683132171631}],"concepts":[{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.9140156507492065},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8186213970184326},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7114872932434082},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.550872802734375},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4805353283882141},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.462934672832489},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.44928881525993347},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3566429018974304},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.24813029170036316},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0795573890209198},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.05884683132171631},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2613908","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2613908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W1993191611","https://openalex.org/W2189498595","https://openalex.org/W1999755551","https://openalex.org/W2578331457","https://openalex.org/W4238392246","https://openalex.org/W1594092496","https://openalex.org/W2029518214","https://openalex.org/W3142189107"],"abstract_inverted_index":{"Many-core":[0],"accelerators,":[1],"e.g.":[2],"GPUs,":[3],"are":[4],"widely":[5],"used":[6],"for":[7,25],"accelerating":[8],"general-purpose":[9],"compute":[10],"kernels.":[11],"With":[12],"the":[13],"SIMT":[14],"execution":[15],"model,":[16],"GPUs":[17],"can":[18],"hide":[19],"memory":[20],"latency":[21],"through":[22],"massive":[23],"multithreading":[24],"many":[26],"regular":[27],"applications.":[28],"To":[29],"support":[30],"more":[31],"applications":[32],"...":[33]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}