{"id":"https://openalex.org/W1970825693","doi":"https://doi.org/10.1145/2597917.2597922","title":"Ultra-low-latency lightweight DMA for tightly coupled multi-core clusters","display_name":"Ultra-low-latency lightweight DMA for tightly coupled multi-core clusters","publication_year":2014,"publication_date":"2014-05-20","ids":{"openalex":"https://openalex.org/W1970825693","doi":"https://doi.org/10.1145/2597917.2597922","mag":"1970825693"},"language":"en","primary_location":{"id":"doi:10.1145/2597917.2597922","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2597917.2597922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th ACM Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["University Of Bologna, Italy","University of Bologna, Italy > > > >"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna, Italy > > > >","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046255006","display_name":"Igor Loi","orcid":"https://orcid.org/0000-0003-3852-4662"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Igor Loi","raw_affiliation_strings":["University Of Bologna, Italy","University of Bologna, Italy > > > >"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna, Italy > > > >","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078686831","display_name":"Germain Haugou","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"Germain Haugou","raw_affiliation_strings":["ST Microelectronics, Grenoble, France","ST-Microelectronics, Grenoble, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"ST-Microelectronics, Grenoble, France#TAB#","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["University Of Bologna, Italy and Swiss Federal Institute of Technology Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Of Bologna, Italy and Swiss Federal Institute of Technology Zurich, Switzerland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8238824605941772},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6462212800979614},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5579036474227905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5230713486671448},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4509647488594055},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44380640983581543},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43840712308883667},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.43685734272003174},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4280220866203308},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41514405608177185},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4060438573360443}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8238824605941772},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6462212800979614},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5579036474227905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5230713486671448},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4509647488594055},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44380640983581543},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43840712308883667},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.43685734272003174},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4280220866203308},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41514405608177185},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4060438573360443},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2597917.2597922","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2597917.2597922","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th ACM Conference on Computing Frontiers","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/525147","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/525147","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7666896366","display_name":null,"funder_award_id":"318013","funder_id":"https://openalex.org/F4320334960","funder_display_name":"Seventh Framework Programme"},{"id":"https://openalex.org/G8591153314","display_name":null,"funder_award_id":"291125","funder_id":"https://openalex.org/F4320334960","funder_display_name":"Seventh Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320334960","display_name":"Seventh Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1971507705","https://openalex.org/W2023126431","https://openalex.org/W2045913108","https://openalex.org/W2049875313","https://openalex.org/W2052924095","https://openalex.org/W2054613700","https://openalex.org/W2103879010","https://openalex.org/W2122608448","https://openalex.org/W2126795434","https://openalex.org/W2149590159","https://openalex.org/W2165366735"],"related_works":["https://openalex.org/W2363677236","https://openalex.org/W2007964072","https://openalex.org/W2102140193","https://openalex.org/W2001031944","https://openalex.org/W2022477927","https://openalex.org/W2085237598","https://openalex.org/W2006835125","https://openalex.org/W2159870643","https://openalex.org/W2182859437","https://openalex.org/W2097819797"],"abstract_inverted_index":{"The":[0,109,157],"evolution":[1],"of":[2,15,40,60,170],"multi-":[3],"and":[4,26,74,83,117,136,164,178],"many-core":[5,75,105],"platforms":[6],"is":[7,22,43,53,69,107],"rapidly":[8,44],"increasing":[9],"the":[10,38,57,67,90,127,134,138,147,162],"available":[11],"on-chip":[12,25],"computational":[13],"capabilities":[14],"embedded":[16,72],"computing":[17],"devices,":[18],"while":[19,125,188],"memory":[20,62,91,150],"access":[21,163],"dominated":[23],"by":[24,56,167,176,180],"off-chip":[27],"interconnect":[28],"delays":[29],"which":[30],"do":[31],"not":[32],"scale":[33],"well.":[34],"For":[35],"this":[36,65,95],"reason,":[37],"bottleneck":[39],"many":[41],"applications":[42],"moving":[45],"from":[46],"computation":[47],"to":[48,70,86,122,143,184,192],"communication.":[49],"More":[50],"precisely,":[51],"performance":[52],"often":[54],"bound":[55],"huge":[58],"latency":[59,166],"direct":[61],"accesses.":[63],"In":[64,94],"scenario":[66],"challenge":[68],"provide":[71],"multi":[73],"systems":[76,106],"with":[77,141,182],"a":[78,97,112,185],"powerful,":[79],"low-latency,":[80],"energy":[81,139],"efficient":[82],"flexible":[84],"way":[85],"move":[87],"data":[88,155],"through":[89],"hierarchy":[92],"level.":[93],"paper,":[96],"DMA":[98,159],"engine":[99,160],"optimized":[100],"for":[101,154],"clustered":[102],"tightly":[103],"coupled":[104],"presented.":[108],"IP":[110,174],"features":[111],"simple":[113],"micro-coded":[114],"programming":[115,128,165],"interface":[116],"lock-free":[118],"per-core":[119],"command":[120],"queues":[121],"improve":[123],"flexibility":[124],"reducing":[126],"latency.":[129],"Moreover":[130],"it":[131,172],"dramatically":[132],"reduces":[133,173],"area":[135,175],"improves":[137,161],"efficiency":[140],"respect":[142,183],"conventional":[144,186],"DMAs":[145],"exploiting":[146],"cluster":[148],"shared":[149],"as":[151],"local":[152],"repository":[153],"buffers.":[156],"proposed":[158],"one":[168],"order":[169],"magnitude,":[171],"4x":[177],"power":[179],"5x,":[181],"DMA,":[187],"providing":[189],"full":[190],"bandwidth":[191],"16":[193],"independent":[194],"logical":[195],"channels.":[196]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}