{"id":"https://openalex.org/W2055907840","doi":"https://doi.org/10.1145/2593069.2593206","title":"Routability-Driven Blockage-Aware Macro Placement","display_name":"Routability-Driven Blockage-Aware Macro Placement","publication_year":2014,"publication_date":"2014-05-27","ids":{"openalex":"https://openalex.org/W2055907840","doi":"https://doi.org/10.1145/2593069.2593206","mag":"2055907840"},"language":"en","primary_location":{"id":"doi:10.1145/2593069.2593206","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2593069.2593206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 51st Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100702303","display_name":"Yifang Chen","orcid":"https://orcid.org/0000-0002-4135-5508"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Fang Chen","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, 106 Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, 106 Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032624921","display_name":"Chau-Chin Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chau-Chin Huang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, 106 Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, 106 Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006442647","display_name":"Chien-Hsiung Chiou","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Hsiung Chiou","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, 106 Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, 106 Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei 106, Taiwan","Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei 106, Taiwan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei 106, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan and Department of Electrical Engineering, National Taiwan University, Taipei 106, Taiwan#TAB#","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062607439","display_name":"Chang-Jen Wang","orcid":"https://orcid.org/0000-0002-7144-9361"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chang-Jen Wang","raw_affiliation_strings":["Genesys Logic Inc., New Taipei City 231, Taiwan"],"affiliations":[{"raw_affiliation_string":"Genesys Logic Inc., New Taipei City 231, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100702303"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":1.884,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.87462545,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9326250553131104},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.9315407276153564},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.7074064612388611},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6442310214042664},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6253862380981445},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43942925333976746},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.43353524804115295},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.42579129338264465},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4050871729850769},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3589497208595276},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.2919137477874756},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25542473793029785},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18738403916358948},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1152273416519165}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9326250553131104},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.9315407276153564},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.7074064612388611},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6442310214042664},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6253862380981445},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43942925333976746},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.43353524804115295},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.42579129338264465},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4050871729850769},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3589497208595276},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2919137477874756},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25542473793029785},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18738403916358948},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1152273416519165},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2593069.2593206","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2593069.2593206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 51st Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1525696892","https://openalex.org/W1901714335","https://openalex.org/W1969091636","https://openalex.org/W1969859981","https://openalex.org/W1987148009","https://openalex.org/W1992200860","https://openalex.org/W1996746141","https://openalex.org/W2003145440","https://openalex.org/W2043679008","https://openalex.org/W2047086368","https://openalex.org/W2058407220","https://openalex.org/W2085456403","https://openalex.org/W2128096722","https://openalex.org/W2129115040","https://openalex.org/W2144642377","https://openalex.org/W2160181657","https://openalex.org/W2167190617","https://openalex.org/W2167851545","https://openalex.org/W2170555137","https://openalex.org/W2171823896"],"related_works":["https://openalex.org/W2133901311","https://openalex.org/W2136768364","https://openalex.org/W4255072499","https://openalex.org/W2001838379","https://openalex.org/W4211105560","https://openalex.org/W2085677959","https://openalex.org/W2046102945","https://openalex.org/W1518650219","https://openalex.org/W1989674257","https://openalex.org/W4205718258"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,56],"new":[3],"floorplan":[4],"representation,":[5],"called":[6],"circular-packing":[7],"trees":[8],"(CP-trees),":[9],"for":[10,36,76,97],"the":[11,50,63,93],"problem":[12],"of":[13],"macro":[14,34,44,73],"placement.":[15],"Our":[16],"CP-trees":[17],"can":[18,91],"flexibly":[19],"pack":[20],"movable":[21],"macros":[22,27,66],"toward":[23],"corners":[24],"or":[25],"pre-placed":[26],"along":[28],"chip":[29],"boundaries":[30],"circularly":[31],"to":[32,60,71],"optimize":[33],"positions/orientations":[35],"better":[37,77],"wirelength":[38,58,64,96],"and":[39,67,70],"routing":[40],"congestion.":[41],"Unlike":[42],"previous":[43],"placers":[45],"that":[46,88],"often":[47],"consider":[48,72],"only":[49],"interconnections":[51],"among":[52,65],"macros,":[53],"we":[54],"develop":[55],"routability-aware":[57],"model":[59],"fast":[61],"estimate":[62],"standard":[68],"cells":[69],"porosity":[74],"effects":[75],"routability.":[78],"Compared":[79],"with":[80],"leading":[81],"academic":[82],"mixed-size":[83],"placers,":[84],"experimental":[85],"results":[86],"show":[87],"our":[89],"algorithm":[90],"achieve":[92],"shortest":[94],"routed":[95],"industrial":[98],"benchmarks.":[99]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}