{"id":"https://openalex.org/W2106754364","doi":"https://doi.org/10.1145/2593069.2593197","title":"Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture","display_name":"Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture","publication_year":2014,"publication_date":"2014-05-27","ids":{"openalex":"https://openalex.org/W2106754364","doi":"https://doi.org/10.1145/2593069.2593197","mag":"2106754364"},"language":"en","primary_location":{"id":"doi:10.1145/2593069.2593197","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2593069.2593197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 51st Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070038996","display_name":"Fazal Hameed","orcid":"https://orcid.org/0000-0002-2763-8755"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Fazal Hameed","raw_affiliation_strings":["Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","[Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"[Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany]","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066227499","display_name":"Lars Bauer","orcid":"https://orcid.org/0000-0003-0253-4594"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Bauer","raw_affiliation_strings":["Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","[Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"[Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany]","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063508488","display_name":"J\u00f6rg Henkel","orcid":"https://orcid.org/0000-0001-9602-2922"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J\u00f6rg Henkel","raw_affiliation_strings":["Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","[Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"[Chair for Embedded Systems (CES), Karlsruhe Institute of Technology (KIT), Germany]","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":1.6123,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.83246366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8087559938430786},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8000532388687134},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6753741502761841},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6693867444992065},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6123313903808594},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6042080521583557},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5609984993934631},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5366997122764587},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5296532511711121},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5151394605636597},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.49334850907325745},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.49073827266693115},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.447620153427124},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4448294937610626},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4347856342792511},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.428009957075119},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.42145997285842896},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4190866947174072},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32355019450187683},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27556321024894714},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.24444347620010376},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.1582241654396057},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1530357003211975},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1522895097732544}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8087559938430786},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8000532388687134},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6753741502761841},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6693867444992065},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6123313903808594},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6042080521583557},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5609984993934631},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5366997122764587},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5296532511711121},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5151394605636597},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.49334850907325745},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.49073827266693115},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.447620153427124},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4448294937610626},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4347856342792511},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.428009957075119},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.42145997285842896},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4190866947174072},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32355019450187683},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27556321024894714},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.24444347620010376},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.1582241654396057},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1530357003211975},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1522895097732544},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2593069.2593197","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2593069.2593197","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 51st Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2038509324","https://openalex.org/W2058752853","https://openalex.org/W2068563131","https://openalex.org/W2075293780","https://openalex.org/W2078901575","https://openalex.org/W2082982763","https://openalex.org/W2114542420","https://openalex.org/W2115172404","https://openalex.org/W2126112620","https://openalex.org/W2143807959","https://openalex.org/W2148797773","https://openalex.org/W2153378664"],"related_works":["https://openalex.org/W2555826082","https://openalex.org/W2516517078","https://openalex.org/W1992487929","https://openalex.org/W4293430534","https://openalex.org/W4386903460","https://openalex.org/W2154976966","https://openalex.org/W2216255653","https://openalex.org/W4297812927","https://openalex.org/W2131029245","https://openalex.org/W2251179013"],"abstract_inverted_index":{"Memory":[0],"speed":[1,25],"has":[2,29],"become":[3],"a":[4,16,115,118,139,145,159],"major":[5],"performance":[6,121],"bottleneck":[7],"as":[8],"more":[9,11],"and":[10,27,50,54,65,95,133,144],"cores":[12,26],"are":[13],"integrated":[14],"on":[15],"multi-core":[17],"chip.":[18],"The":[19,70,120],"widening":[20],"latency":[21,42,97,154,173],"gap":[22],"between":[23],"high":[24,80],"memory":[28,156],"led":[30],"to":[31,108,134,179],"the":[32,41,55,90,109,123,129,153,164],"evolution":[33],"of":[34,44,58,73,93,122,155,172],"multi-level":[35],"SRAM/DRAM":[36,98],"cache":[37],"hierarchies":[38],"that":[39,101,151],"exploit":[40],"benefits":[43,57],"smaller":[45],"caches":[46,60,77,112],"(e.g.":[47,61],"private":[48],"L1":[49],"L2":[51],"SRAM":[52,64],"caches)":[53],"capacity":[56],"larger":[59],"shared":[62,66],"L3":[63],"L4":[67],"DRAM":[68,146],"cache).":[69],"main":[71],"problem":[72],"employing":[74],"large":[75,110],"L3/L4":[76,111],"is":[78],"their":[79],"tag":[81],"lookup":[82],"latency.":[83],"To":[84],"solve":[85],"this":[86,162],"problem,":[87],"we":[88,137],"introduce":[89],"novel":[91,140],"concept":[92],"small":[94],"low":[96],"Tag-Cache":[99,125,130,141],"structures":[100],"can":[102],"quickly":[103],"determine":[104],"whether":[105],"an":[106],"access":[107],"will":[113],"be":[114],"hit":[116,131],"or":[117],"miss.":[119],"proposed":[124],"architecture":[126],"depends":[127],"upon":[128],"rate":[132],"improve":[135],"it":[136],"propose":[138],"insertion":[142],"policy":[143,150],"row":[147],"buffer":[148],"mapping":[149],"reduce":[152],"requests.":[157],"For":[158],"16-core":[160],"system,":[161],"improves":[163],"average":[165],"harmonic":[166],"mean":[167],"instruction":[168],"per":[169],"cycle":[170],"throughput":[171],"sensitive":[174],"applications":[175],"by":[176],"13.3%":[177],"compared":[178],"state-of-the-art.":[180]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}