{"id":"https://openalex.org/W2128204867","doi":"https://doi.org/10.1145/2593069.2593187","title":"Power-Aware NoCs through Routing and Topology Reconfiguration","display_name":"Power-Aware NoCs through Routing and Topology Reconfiguration","publication_year":2014,"publication_date":"2014-05-27","ids":{"openalex":"https://openalex.org/W2128204867","doi":"https://doi.org/10.1145/2593069.2593187","mag":"2128204867"},"language":"en","primary_location":{"id":"doi:10.1145/2593069.2593187","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2593069.2593187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 51st Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036724496","display_name":"Ritesh Parikh","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ritesh Parikh","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Michigan","Dept. of Computer Science and Engineering, University of Michigan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Michigan","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of Michigan#TAB#","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027544576","display_name":"Reetuparna Das","orcid":"https://orcid.org/0000-0002-5894-8342"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Reetuparna Das","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Michigan","Dept. of Computer Science and Engineering, University of Michigan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Michigan","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of Michigan#TAB#","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030335506","display_name":"Valeria Bertacco","orcid":"https://orcid.org/0000-0002-0319-3368"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Valeria Bertacco","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Michigan","Dept. of Computer Science and Engineering, University of Michigan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Michigan","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University of Michigan#TAB#","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036724496"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":11.5109,"has_fulltext":false,"cited_by_count":69,"citation_normalized_percentile":{"value":0.98667262,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8188668489456177},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7915941476821899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.712189793586731},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6499983072280884},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5372398495674133},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5265213251113892},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5195631980895996},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5139333605766296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.500831127166748},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.45790553092956543},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.45557326078414917},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4497603178024292},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43189141154289246},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42631763219833374},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4176177382469177},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18846732378005981},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18033644556999207},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16846391558647156},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12180852890014648},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11046263575553894}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8188668489456177},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7915941476821899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.712189793586731},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6499983072280884},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5372398495674133},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5265213251113892},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5195631980895996},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5139333605766296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.500831127166748},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.45790553092956543},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.45557326078414917},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4497603178024292},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43189141154289246},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42631763219833374},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4176177382469177},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18846732378005981},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18033644556999207},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16846391558647156},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12180852890014648},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11046263575553894},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2593069.2593187","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2593069.2593187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 51st Annual Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.649.5648","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.649.5648","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.eecs.umich.edu/~valeria/research/publications/DAC14Panthre.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1974420955","https://openalex.org/W1985818188","https://openalex.org/W2010840089","https://openalex.org/W2023654825","https://openalex.org/W2048107031","https://openalex.org/W2095314640","https://openalex.org/W2096542764","https://openalex.org/W2107848407","https://openalex.org/W2111448960","https://openalex.org/W2130076907","https://openalex.org/W2136684653","https://openalex.org/W2149580765","https://openalex.org/W2150196852","https://openalex.org/W2157047157","https://openalex.org/W2158899676","https://openalex.org/W2162924393","https://openalex.org/W2171736767","https://openalex.org/W3140062895"],"related_works":["https://openalex.org/W2154169726","https://openalex.org/W2751820975","https://openalex.org/W2130269768","https://openalex.org/W2121397687","https://openalex.org/W2388672758","https://openalex.org/W2137671689","https://openalex.org/W2135981148","https://openalex.org/W2290599139","https://openalex.org/W2754086592","https://openalex.org/W2144357574"],"abstract_inverted_index":{"With":[0],"the":[1,24,37,120,137],"advent":[2],"of":[3,19,36,67,139,143],"multicore":[4],"processors":[5],"and":[6,85,105,142],"system-on-chip":[7],"designs,":[8],"intra-chip":[9],"communication":[10,122],"demands":[11],"have":[12],"exacerbated,":[13],"leading":[14],"to":[15,34,46,63,70,94,119,135,166],"a":[16,102,131,153,160],"growing":[17],"adoption":[18],"scalable":[20],"networks-on-chip":[21],"(NoCs)":[22],"as":[23],"interconnect":[25],"fabric.":[26],"Today,":[27],"conventional":[28],"NoC":[29],"designs":[30],"may":[31],"consume":[32],"up":[33],"30%":[35],"entire":[38],"chip's":[39],"power":[40,168],"budget,":[41],"in":[42,101],"large":[43],"part":[44],"due":[45],"leakage":[47],"power.":[48],"In":[49],"this":[50,54],"work,":[51],"we":[52],"address":[53],"issue":[55],"by":[56,124],"proposing":[57],"Panthre:":[58],"our":[59],"solution":[60],"deploys":[61],"power-gating":[62,127],"provide":[64],"long":[65],"intervals":[66],"uninterrupted":[68],"sleep":[69],"selected":[71],"units.":[72],"Packets":[73],"that":[74,107,147,162],"would":[75],"normally":[76],"use":[77,165],"power-gated":[78],"components":[79,141],"are":[80,110],"steered":[81],"away":[82],"via":[83],"topology":[84],"routing":[86,98],"reconfiguration,":[87],"while":[88],"Panthre":[89,117],"provides":[90],"low-latency":[91],"alternate":[92],"paths":[93],"their":[95],"destinations.":[96],"The":[97],"reconfiguration":[99],"operates":[100],"distributed":[103,133],"fashion":[104],"guarantees":[106],"deadlock-free":[108],"routes":[109],"available":[111],"at":[112,152],"all":[113],"times.":[114],"At":[115],"runtime,":[116],"adapts":[118],"application's":[121,174],"patterns":[123],"updating":[125],"its":[126],"decisions.":[128],"It":[129],"employs":[130],"feedback-based":[132],"mechanism":[134,161],"control":[136],"amount":[138],"sleeping":[140],"packets":[144],"detours,":[145],"so":[146],"performance":[148],"degradation":[149],"is":[150,157],"kept":[151],"minimum.":[154],"Our":[155],"design":[156],"flexible,":[158],"providing":[159],"designers":[163],"can":[164],"tradeoff":[167],"savings":[169],"with":[170],"performance,":[171],"based":[172],"on":[173],"requirements.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":13},{"year":2015,"cited_by_count":7}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}