{"id":"https://openalex.org/W2112958118","doi":"https://doi.org/10.1145/2593069.2593179","title":"Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC","display_name":"Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC","publication_year":2014,"publication_date":"2014-05-27","ids":{"openalex":"https://openalex.org/W2112958118","doi":"https://doi.org/10.1145/2593069.2593179","mag":"2112958118"},"language":"en","primary_location":{"id":"doi:10.1145/2593069.2593179","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2593069.2593179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 51st Annual Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020643571","display_name":"Mark Po-Hung Lin","orcid":"https://orcid.org/0000-0003-2292-2308"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Mark Po-Hung Lin","raw_affiliation_strings":["Department of Electrical Engineering & AIM-HI, National Chung Cheng University, Chiayi 621, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & AIM-HI, National Chung Cheng University, Chiayi 621, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015268246","display_name":"Vincent Wei-Hao Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Vincent Wei-Hao Hsiao","raw_affiliation_strings":["Department of Electrical Engineering & AIM-HI, National Chung Cheng University, Chiayi 621, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & AIM-HI, National Chung Cheng University, Chiayi 621, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002476065","display_name":"Chun\u2010Yu Lin","orcid":"https://orcid.org/0000-0003-3375-520X"},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Yu Lin","raw_affiliation_strings":["Department of Electrical Engineering & AIM-HI, National Chung Cheng University, Chiayi 621, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering & AIM-HI, National Chung Cheng University, Chiayi 621, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020643571"],"corresponding_institution_ids":["https://openalex.org/I148099254"],"apc_list":null,"apc_paid":null,"fwci":2.8022,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.90230877,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.794891357421875},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6971790194511414},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5680280923843384},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5607236623764038},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5584419965744019},{"id":"https://openalex.org/keywords/centroid","display_name":"Centroid","score":0.5534369349479675},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5340109467506409},{"id":"https://openalex.org/keywords/decoupling-capacitor","display_name":"Decoupling capacitor","score":0.5199976563453674},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47051969170570374},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41924411058425903},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34647780656814575},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33351171016693115},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27060896158218384},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11709940433502197},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10515096783638},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09894213080406189},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07980617880821228}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.794891357421875},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6971790194511414},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5680280923843384},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5607236623764038},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5584419965744019},{"id":"https://openalex.org/C146599234","wikidata":"https://www.wikidata.org/wiki/Q511093","display_name":"Centroid","level":2,"score":0.5534369349479675},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5340109467506409},{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.5199976563453674},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47051969170570374},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41924411058425903},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34647780656814575},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33351171016693115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27060896158218384},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11709940433502197},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10515096783638},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09894213080406189},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07980617880821228},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2593069.2593179","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2593069.2593179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 51st Annual Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1507039213","https://openalex.org/W1566916904","https://openalex.org/W1973885140","https://openalex.org/W2062158912","https://openalex.org/W2079274291","https://openalex.org/W2084128131","https://openalex.org/W2103937095","https://openalex.org/W2110389631","https://openalex.org/W2127348879","https://openalex.org/W2143674501","https://openalex.org/W2157680838","https://openalex.org/W2162005677","https://openalex.org/W2163310585","https://openalex.org/W2163883796","https://openalex.org/W2546553452","https://openalex.org/W3023540311","https://openalex.org/W4231501498"],"related_works":["https://openalex.org/W2972236120","https://openalex.org/W2730834029","https://openalex.org/W2537334175","https://openalex.org/W2279919950","https://openalex.org/W2978339071","https://openalex.org/W2379426046","https://openalex.org/W2309615645","https://openalex.org/W2539780577","https://openalex.org/W4246712113","https://openalex.org/W3021078210"],"abstract_inverted_index":{"Capacitor":[0],"sizing":[1,72],"is":[2,86,92],"a":[3,8],"crucial":[4],"step":[5],"when":[6],"designing":[7],"charge-scaling":[9],"digital-to-analog":[10],"converter.":[11],"Larger":[12],"capacitor":[13,56,71,78],"size":[14],"can":[15,102],"achieve":[16,103],"better":[17],"circuit":[18,90],"accuracy":[19],"and":[20,29,41,51,73,108],"performance":[21],"due":[22],"to":[23,48],"less":[24],"impact":[25],"from":[26],"random,":[27],"systematic,":[28],"parasitic":[30,74],"mismatch.":[31],"However,":[32],"it":[33],"also":[34,93],"results":[35,96],"in":[36,65],"much":[37],"larger":[38],"chip":[39,106],"area":[40,107],"even":[42],"more":[43],"power":[44,84,109],"consumption.":[45],"In":[46],"addition":[47],"minimizing":[49],"random":[50],"systematic":[52],"mismatch":[53],"during":[54,76],"common-centroid":[55,77],"placement,":[57],"this":[58],"paper":[59],"presents":[60],"the":[61,66,83,89,99,113,116],"first":[62],"problem":[63],"formulation":[64],"literature":[67],"which":[68],"simultaneously":[69],"considers":[70],"matching":[75],"layout":[79],"generation":[80],"such":[81],"that":[82,98],"consumption":[85],"minimized":[87],"while":[88],"accuracy/performance":[91],"satisfied.":[94],"Experimental":[95],"show":[97],"proposed":[100],"approach":[101],"very":[104],"significant":[105],"reductions":[110],"compared":[111],"with":[112],"state":[114],"of":[115],"art.":[117]},"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}