{"id":"https://openalex.org/W2151873165","doi":"https://doi.org/10.1145/2591635.2591667","title":"Author retrospective for a NUCA substrate for flexible CMP cache sharing","display_name":"Author retrospective for a NUCA substrate for flexible CMP cache sharing","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2151873165","doi":"https://doi.org/10.1145/2591635.2591667","mag":"2151873165"},"language":"en","primary_location":{"id":"doi:10.1145/2591635.2591667","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2591635.2591667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"25th Anniversary International Conference on Supercomputing Anniversary Volume -","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047149607","display_name":"Jaehyuk Huh","orcid":"https://orcid.org/0000-0002-1742-047X"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jaehyuk Huh","raw_affiliation_strings":["KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101667271","display_name":"Changkyu Kim","orcid":"https://orcid.org/0000-0002-0283-8371"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Changkyu Kim","raw_affiliation_strings":["Google, Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Google, Mountain View, CA, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010958864","display_name":"Hazim Shafi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hazim Shafi","raw_affiliation_strings":["Samsung, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Samsung, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100427808","display_name":"Lixin Zhang","orcid":"https://orcid.org/0000-0001-8367-6935"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lixin Zhang","raw_affiliation_strings":["Institute of Computing, Chinese Academy of Science, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing, Chinese Academy of Science, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067337700","display_name":"Doug Burger","orcid":"https://orcid.org/0009-0006-6588-6596"},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Doug Burger","raw_affiliation_strings":["Microsoft Research, Redmond, WA, USA"],"affiliations":[{"raw_affiliation_string":"Microsoft Research, Redmond, WA, USA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063354509","display_name":"Stephen W. Keckler","orcid":"https://orcid.org/0000-0001-6701-6099"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stephen W. Keckler","raw_affiliation_strings":["NVIDIA and University of Texas - Austin, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA and University of Texas - Austin, Austin, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5047149607"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16320738,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"74","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8660092949867249},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8008637428283691},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6631625294685364},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6553782224655151},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6468757390975952},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6414861679077148},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6137073636054993},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.563026487827301},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5046910047531128},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.39833012223243713},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3446652889251709},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32305487990379333}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8660092949867249},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8008637428283691},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6631625294685364},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6553782224655151},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6468757390975952},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6414861679077148},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6137073636054993},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.563026487827301},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5046910047531128},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.39833012223243713},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3446652889251709},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32305487990379333}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2591635.2591667","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2591635.2591667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"25th Anniversary International Conference on Supercomputing Anniversary Volume -","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1479699553","https://openalex.org/W1978187377","https://openalex.org/W2058147415","https://openalex.org/W2117324528","https://openalex.org/W2126372249","https://openalex.org/W2140354616","https://openalex.org/W2143515003","https://openalex.org/W2151233837","https://openalex.org/W2157134596","https://openalex.org/W2164988937","https://openalex.org/W2171164959","https://openalex.org/W2243416539","https://openalex.org/W2323110450"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2363769136","https://openalex.org/W2114386333","https://openalex.org/W2126408955","https://openalex.org/W2539712666","https://openalex.org/W2148571123","https://openalex.org/W2396934146","https://openalex.org/W2369103246","https://openalex.org/W2734782074","https://openalex.org/W2115222420"],"abstract_inverted_index":{"In":[0],"2005,":[1],"as":[2],"chip":[3],"multiprocessors":[4],"started":[5],"to":[6,16,30,63,144],"appear":[7],"widely,":[8],"it":[9],"became":[10],"possible":[11],"for":[12,103,124],"the":[13,18,22,27,44,61,76,80,89,99,121,130,168,172],"on-chip":[14,94],"cores":[15,83],"share":[17],"last-level":[19,28,86],"cache.":[20,77,106],"At":[21],"time,":[23],"architects":[24],"either":[25],"considered":[26],"cache":[29,42,115,159,170],"be":[31,64],"divided":[32],"into":[33],"per-core":[34],"private":[35],"segments,":[36],"or":[37],"wholly":[38],"shared.":[39],"The":[40],"shared":[41,105,125],"utilized":[43],"capacity":[45,100],"more":[46],"efficiency":[47],"but":[48],"suffered":[49],"from":[50],"high,":[51],"uniform":[52],"latencies.":[53],"This":[54,154],"paper":[55],"proposed":[56],"a":[57,67,85,138,145,150],"new":[58],"direction:":[59],"allowing":[60],"caches":[62,95],"non-uniform,":[65],"with":[66,149],"varying":[68],"number":[69,81],"of":[70,75,82,91,132,137],"processors":[71],"sharing":[72,84,133,141,152],"each":[73,104],"section":[74],"Sharing":[78],"degree,":[79],"cache,":[87],"determines":[88],"level":[90],"replication":[92],"in":[93,156,164,171],"and":[96,101,176],"also":[97],"affects":[98],"latency":[102],"Building":[107],"on":[108,129],"our":[109],"previous":[110],"work":[111,155],"that":[112],"introduced":[113],"non-uniform":[114],"architectures":[116,160],"(NUCA),":[117],"this":[118],"study":[119],"explored":[120],"design":[122,148],"space":[123],"multi-core":[126],"caches,":[127],"focusing":[128],"effect":[131],"degree.":[134,153],"Our":[135],"observation":[136],"per-application":[139],"optimal":[140],"degree":[142],"led":[143],"static":[146],"NUCA":[147,158],"reconfigurable":[151],"multicore":[157],"has":[161],"been":[162],"influential":[163],"contemporary":[165],"systems,":[166],"including":[167],"level-3":[169],"IBM":[173],"Power":[174,177],"7":[175],"8":[178],"processors.":[179]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}