{"id":"https://openalex.org/W2089106125","doi":"https://doi.org/10.1145/2591635.2591640","title":"Author retrospective for code scheduling and register allocation in large basic blocks","display_name":"Author retrospective for code scheduling and register allocation in large basic blocks","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2089106125","doi":"https://doi.org/10.1145/2591635.2591640","mag":"2089106125"},"language":"en","primary_location":{"id":"doi:10.1145/2591635.2591640","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2591635.2591640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"25th Anniversary International Conference on Supercomputing Anniversary Volume -","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045675806","display_name":"James Goodman","orcid":"https://orcid.org/0000-0003-3211-3416"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James R. Goodman","raw_affiliation_strings":["University of Wisconsin-Madison, Madison, WI, USA","University of Wisconsin- Madison Madison WI USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"University of Wisconsin- Madison Madison WI USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017207899","display_name":"Wei\u2010Chung Hsu","orcid":"https://orcid.org/0000-0002-0833-7981"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Chung Hsu","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan Roc","National Taiwan University, Taipei, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan Roc","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan, ROC","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7991949319839478},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.7341998815536499},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.7253595590591431},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5609365105628967},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4907563626766205},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.46940600872039795},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.4108924865722656},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.4108465313911438},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3655172884464264},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.31174683570861816},{"id":"https://openalex.org/keywords/operations-management","display_name":"Operations management","score":0.10084280371665955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09017446637153625},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.07081833481788635}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7991949319839478},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.7341998815536499},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.7253595590591431},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5609365105628967},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4907563626766205},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.46940600872039795},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.4108924865722656},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.4108465313911438},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3655172884464264},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.31174683570861816},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.10084280371665955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09017446637153625},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.07081833481788635},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2591635.2591640","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2591635.2591640","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"25th Anniversary International Conference on Supercomputing Anniversary Volume -","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1999339108","https://openalex.org/W2070922326","https://openalex.org/W2153185479","https://openalex.org/W2169875292"],"related_works":["https://openalex.org/W2269159438","https://openalex.org/W4312357863","https://openalex.org/W2159389028","https://openalex.org/W2152324051","https://openalex.org/W2159458033","https://openalex.org/W2230801525","https://openalex.org/W2795131575","https://openalex.org/W2296196062","https://openalex.org/W2184315981","https://openalex.org/W2054996834"],"abstract_inverted_index":{"In":[0],"1987":[1],"we":[2],"were":[3],"working":[4],"at":[5],"the":[6,35,68],"University":[7],"of":[8,32,37],"Wisconsin-Madison":[9],"with":[10,40,59],"Jim":[11],"Smith,":[12],"J.":[13],"T.":[14],"Hsieh,":[15],"Koujuch":[16],"Liou":[17],"and":[18,45,53,72],"Andrew":[19],"Pleszkun":[20],"on":[21],"PIPE":[22,33],"[4],":[23],"an":[24],"unorthodox":[25],"'decoupled":[26],"access-execute":[27],"processor.'":[28],"The":[29,65],"driving":[30],"innovation":[31],"was":[34],"separation":[36],"instructions":[38,55,61],"dealing":[39],"memory":[41],"through":[42,62],"a":[43],"separate":[44],"independent":[46],"instruction":[47],"stream":[48],"racing":[49],"ahead,":[50],"initiating":[51],"load":[52],"store":[54],"in-order,":[56],"synchronized":[57],"only":[58],"other":[60],"architectural":[63],"queues.":[64],"queues":[66],"eliminated":[67],"need":[69],"for":[70],"allocating":[71],"managing":[73],"temporary":[74],"registers.":[75]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}