{"id":"https://openalex.org/W2080317522","doi":"https://doi.org/10.1145/2591513.2591584","title":"A TSV-cross-link-based approach to 3D-clock network synthesis for improved robustness","display_name":"A TSV-cross-link-based approach to 3D-clock network synthesis for improved robustness","publication_year":2014,"publication_date":"2014-05-20","ids":{"openalex":"https://openalex.org/W2080317522","doi":"https://doi.org/10.1145/2591513.2591584","mag":"2080317522"},"language":"en","primary_location":{"id":"doi:10.1145/2591513.2591584","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2591513.2591584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th edition of the great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014892277","display_name":"Rickard Ewetz","orcid":"https://orcid.org/0000-0002-4183-6926"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rickard Ewetz","raw_affiliation_strings":["Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085248294","display_name":"Anirudh Udupa","orcid":"https://orcid.org/0000-0001-7948-2046"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anirudh Udupa","raw_affiliation_strings":["Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080314217","display_name":"Ganesh Subbarayan","orcid":"https://orcid.org/0000-0003-0462-1130"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ganesh Subbarayan","raw_affiliation_strings":["Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110204557","display_name":"Cheng\u2010Kok Koh","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Kok Koh","raw_affiliation_strings":["Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"15","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7640553712844849},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7584831714630127},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6523584127426147},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6123968362808228},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.604796290397644},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5408544540405273},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5124928951263428},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.42606061697006226},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3676435649394989},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3528197705745697},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2795115113258362},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.26222532987594604},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2529184818267822},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21145927906036377},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2023448348045349},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11038801074028015}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7640553712844849},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7584831714630127},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6523584127426147},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6123968362808228},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.604796290397644},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5408544540405273},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5124928951263428},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.42606061697006226},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3676435649394989},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3528197705745697},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2795115113258362},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26222532987594604},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2529184818267822},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21145927906036377},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2023448348045349},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11038801074028015},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2591513.2591584","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2591513.2591584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 24th edition of the great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G4270800166","display_name":null,"funder_award_id":"1292-074","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G611223632","display_name":null,"funder_award_id":"CCF-1065318","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1979936813","https://openalex.org/W1981802877","https://openalex.org/W1996150371","https://openalex.org/W2002982872","https://openalex.org/W2004375829","https://openalex.org/W2023981464","https://openalex.org/W2041950850","https://openalex.org/W2057653863","https://openalex.org/W2064712157","https://openalex.org/W2094440989","https://openalex.org/W2094727347","https://openalex.org/W2097323443","https://openalex.org/W2102089162","https://openalex.org/W2122915341","https://openalex.org/W2126084661","https://openalex.org/W2151755625","https://openalex.org/W2546770439","https://openalex.org/W4255435342"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2199871724","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2559451387","https://openalex.org/W2028052815","https://openalex.org/W2066822161"],"abstract_inverted_index":{"To":[0,87],"obtain":[1],"high":[2,158],"yield":[3],"for":[4],"3D":[5,25,31,43,101,106,172,193],"ICs,":[6],"random":[7,65,180],"open":[8,66,181],"defects,":[9,182],"process":[10,85],"variations,":[11],"and":[12,39,57,77,132,144,183],"thermal":[13],"induced":[14],"stress":[15,160],"are":[16,151],"key":[17],"issues":[18],"that":[19,156,161,169],"must":[20],"be":[21,125],"addressed":[22],"when":[23],"synthesizing":[24],"clock":[26,32,44,102,113,149,173],"networks.":[27],"Current":[28],"research":[29],"on":[30,36,115,184],"synthesis":[33],"often":[34],"focuses":[35],"the":[37,170,185],"construction":[38],"optimization":[40],"of":[41,59,154],"a":[42,100,110],"tree":[45,69,194],"topology.":[46],"Moreover,":[47,148],"extra":[48],"circuitry":[49],"has":[50],"been":[51],"proposed":[52,105,171],"to":[53,75,93,96,137,179,192],"enable":[54],"pre-bond":[55,119],"testing":[56],"substitution":[58],"through":[60],"silicon":[61],"vias":[62],"(TSVs)":[63],"with":[64],"defects.":[67],"However,":[68],"structures":[70],"inherently":[71],"have":[72,109,157,175,187],"limited":[73],"robustness":[74,140],"variations":[76],"may":[78],"suffer":[79],"failures":[80,177],"arising":[81],"from":[82],"defects":[83],"and/or":[84],"variations.":[86],"counter":[88],"such":[89],"problems,":[90],"we":[91],"propose":[92],"use":[94],"TSVs":[95,136],"add":[97],"redundancy":[98],"in":[99],"network.":[103],"The":[104],"network":[107,114],"would":[108,124],"complete":[111],"2D":[112],"each":[116,128,142],"die,":[117],"facilitating":[118],"testing.":[120],"Also,":[121],"cross":[122],"links":[123],"inserted":[126],"within":[127,141],"die":[129,143],"using":[130,135],"wires":[131],"across":[133,145],"dies":[134],"improve":[138],"timing":[139],"dies,":[146],"respectively.":[147],"buffers":[150],"placed":[152],"outside":[153],"zones":[155],"TSV-induced":[159],"could":[162],"influence":[163],"carrier":[164],"mobility.":[165],"Experimental":[166],"results":[167],"show":[168],"networks":[174],"no":[176],"due":[178],"average":[186],"53%":[188],"lower":[189],"skew":[190],"compared":[191],"structures.":[195]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}