{"id":"https://openalex.org/W2690463531","doi":"https://doi.org/10.1145/2578948.2560697","title":"Programming a Multicore Architecture without Coherency and Atomic Operations","display_name":"Programming a Multicore Architecture without Coherency and Atomic Operations","publication_year":2014,"publication_date":"2014-02-07","ids":{"openalex":"https://openalex.org/W2690463531","doi":"https://doi.org/10.1145/2578948.2560697","mag":"2690463531"},"language":"en","primary_location":{"id":"doi:10.1145/2578948.2560697","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2578948.2560697","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Programming Models and Applications on Multicores and Manycores","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111984679","display_name":"Jochem H. Rutgers","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Jochem H. Rutgers","raw_affiliation_strings":["University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111443523","display_name":"Marco J.G. Bekooij","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Marco J. G. Bekooij","raw_affiliation_strings":["University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111430194","display_name":"Gerard J.M. Smit","orcid":"https://orcid.org/0000-0002-8595-0106"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Gerard J. M. Smit","raw_affiliation_strings":["University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111984679"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28703211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8374661207199097},{"id":"https://openalex.org/keywords/atomicity","display_name":"Atomicity","score":0.8329759836196899},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7185376882553101},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6496185660362244},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5603262186050415},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5139060020446777},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5090138912200928},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4919130802154541},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.48489028215408325},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.48183050751686096},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37449732422828674},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.34667110443115234},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2847323417663574},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.18376591801643372},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.1610964834690094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8374661207199097},{"id":"https://openalex.org/C188045909","wikidata":"https://www.wikidata.org/wiki/Q3306359","display_name":"Atomicity","level":3,"score":0.8329759836196899},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7185376882553101},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6496185660362244},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5603262186050415},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5139060020446777},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5090138912200928},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4919130802154541},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.48489028215408325},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.48183050751686096},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37449732422828674},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.34667110443115234},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2847323417663574},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.18376591801643372},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.1610964834690094},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2578948.2560697","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2578948.2560697","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of Programming Models and Applications on Multicores and Manycores","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1543830735","https://openalex.org/W1584322803","https://openalex.org/W1973580596","https://openalex.org/W1996931099","https://openalex.org/W1997576530","https://openalex.org/W2011875368","https://openalex.org/W2038013988","https://openalex.org/W2050487400","https://openalex.org/W2056578204","https://openalex.org/W2070908350","https://openalex.org/W2086727636","https://openalex.org/W2094722168","https://openalex.org/W2098298678","https://openalex.org/W2101431901","https://openalex.org/W2117665131","https://openalex.org/W2120881863","https://openalex.org/W2121433585","https://openalex.org/W2125929808","https://openalex.org/W2127617483","https://openalex.org/W2150007674","https://openalex.org/W2150848984","https://openalex.org/W2160963348","https://openalex.org/W2173213060","https://openalex.org/W2296715995","https://openalex.org/W4248351677","https://openalex.org/W6634652454","https://openalex.org/W6643734905"],"related_works":["https://openalex.org/W2105141138","https://openalex.org/W1495085183","https://openalex.org/W1797968800","https://openalex.org/W2407815036","https://openalex.org/W2500568371","https://openalex.org/W3216777841","https://openalex.org/W2764760984","https://openalex.org/W4291186713","https://openalex.org/W1965261831","https://openalex.org/W2135302104"],"abstract_inverted_index":{"It":[0],"is":[1,34],"hard":[2],"to":[3,19],"reason":[4],"about":[5],"the":[6,63],"state":[7],"of":[8,38],"a":[9,28,43,52],"multicore":[10,54],"system-on-chip,":[11],"because":[12],"operations":[13],"on":[14,78],"memory":[15,45],"need":[16],"multiple":[17],"cycles":[18],"complete,":[20],"since":[21],"cores":[22],"communicate":[23,81],"via":[24,82],"an":[25,70],"interconnect":[26],"like":[27],"network-on-chip.":[29],"To":[30],"simplify":[31],"programming,":[32],"atomicity":[33],"required,":[35],"by":[36],"means":[37],"atomic":[39],"read-modify-write":[40],"(RMW)":[41],"operations,":[42],"strong":[44],"model,":[46],"and":[47],"hardware":[48],"cache":[49],"coherency.":[50],"As":[51],"result,":[53],"architectures":[55],"are":[56,67],"very":[57],"complex,":[58],"but":[59],"this":[60],"stems":[61],"from":[62],"fact":[64],"that":[65,80],"they":[66],"designed":[68],"with":[69],"imperative":[71],"programming":[72],"paradigm":[73],"in":[74],"mind,":[75],"i.e.":[76],"based":[77],"threads":[79],"shared":[83],"memory.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}