{"id":"https://openalex.org/W2003451056","doi":"https://doi.org/10.1145/2567939","title":"NoC-based fault-tolerant cache design in chip multiprocessors","display_name":"NoC-based fault-tolerant cache design in chip multiprocessors","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W2003451056","doi":"https://doi.org/10.1145/2567939","mag":"2003451056"},"language":"en","primary_location":{"id":"doi:10.1145/2567939","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2567939","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034293183","display_name":"Abbas BanaiyanMofrad","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Abbas Banaiyanmofrad","raw_affiliation_strings":["University of California, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087749924","display_name":"Gustavo Gir\u00e3o","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gustavo Gir\u00e3o","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007817952","display_name":"Nikil Dutt","orcid":"https://orcid.org/0000-0002-3060-8119"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikil Dutt","raw_affiliation_strings":["University of California, Irvine, CA"],"affiliations":[{"raw_affiliation_string":"University of California, Irvine, CA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034293183"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":1.0344,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.79003114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"13","issue":"3s","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8579862117767334},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7441057562828064},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6092962622642517},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5845873355865479},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5800663232803345},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.48379796743392944},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4786168932914734},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4506032466888428},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4463382363319397},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.43971070647239685},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4315018355846405},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.42205026745796204},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.41024649143218994},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32291120290756226},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.28211817145347595},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2647205591201782},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2526050806045532},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.23820754885673523},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12828198075294495}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8579862117767334},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7441057562828064},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6092962622642517},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5845873355865479},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5800663232803345},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.48379796743392944},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4786168932914734},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4506032466888428},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4463382363319397},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.43971070647239685},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4315018355846405},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.42205026745796204},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.41024649143218994},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32291120290756226},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.28211817145347595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2647205591201782},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2526050806045532},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.23820754885673523},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12828198075294495},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2567939","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2567939","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4295612944","display_name":null,"funder_award_id":"CCF-1029783","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W1458767629","https://openalex.org/W1975329204","https://openalex.org/W1975725667","https://openalex.org/W1978187377","https://openalex.org/W1983913740","https://openalex.org/W1991406672","https://openalex.org/W1992912817","https://openalex.org/W2002038549","https://openalex.org/W2012973690","https://openalex.org/W2025474944","https://openalex.org/W2070235663","https://openalex.org/W2070638731","https://openalex.org/W2097036543","https://openalex.org/W2103498248","https://openalex.org/W2104509890","https://openalex.org/W2113546900","https://openalex.org/W2116981307","https://openalex.org/W2120635877","https://openalex.org/W2123917655","https://openalex.org/W2124717899","https://openalex.org/W2126372249","https://openalex.org/W2129461548","https://openalex.org/W2134211905","https://openalex.org/W2134682810","https://openalex.org/W2139342246","https://openalex.org/W2143134476","https://openalex.org/W2145021036","https://openalex.org/W2146018705","https://openalex.org/W2146330566","https://openalex.org/W2147297520","https://openalex.org/W2147413717","https://openalex.org/W2147446937","https://openalex.org/W2147915525","https://openalex.org/W2149935279","https://openalex.org/W2153025112","https://openalex.org/W2157447136","https://openalex.org/W2158051804","https://openalex.org/W2161197576","https://openalex.org/W2161648335","https://openalex.org/W2161837211","https://openalex.org/W2163590199","https://openalex.org/W2163636407","https://openalex.org/W2166151045","https://openalex.org/W2169370580","https://openalex.org/W2169875292","https://openalex.org/W2171238453","https://openalex.org/W3148936090","https://openalex.org/W4231605864","https://openalex.org/W4238002809","https://openalex.org/W4244457258","https://openalex.org/W4246294548"],"related_works":["https://openalex.org/W1539379314","https://openalex.org/W2107914397","https://openalex.org/W2152099439","https://openalex.org/W2128523353","https://openalex.org/W2139534474","https://openalex.org/W2125066751","https://openalex.org/W4285717824","https://openalex.org/W2045288931","https://openalex.org/W2337418885","https://openalex.org/W4207012101"],"abstract_inverted_index":{"Advances":[0],"in":[1,62,82,123,149,216,220,251,257],"technology":[2],"scaling":[3],"increasingly":[4,38],"make":[5],"emerging":[6,131],"Chip":[7],"MultiProcessor":[8],"(CMP)":[9],"platforms":[10],"more":[11],"susceptible":[12],"to":[13,28,40,73,92,107,176,194,209,218,242],"failures":[14],"that":[15],"cause":[16],"various":[17,214],"reliability":[18],"challenges.":[19],"In":[20,203],"such":[21],"platforms,":[22],"error-prone":[23],"on-chip":[24],"memories":[25],"(caches)":[26],"continue":[27],"dominate":[29],"the":[30,42,69,75,96,101,104,108,112,146,164,167,178,196,211,221,228],"chip":[31],"area.":[32],"Also,":[33],"Network-on-Chip":[34],"(NoC)":[35],"fabrics":[36],"are":[37,231],"used":[39],"manage":[41],"scalability":[43],"of":[44,55,58,170,200,213,226,247],"these":[45,171],"architectures.":[46,64],"We":[47,134,184],"present":[48],"a":[49,93,141],"novel":[50],"solution":[51],"for":[52,130,139],"efficient":[53,84],"implementation":[54],"fault-tolerant":[56,121,143],"design":[57,156,182,188],"Last-Level":[59],"Cache":[60],"(LLC)":[61],"CMP":[63,237],"The":[65,152,224],"proposed":[66,153],"approach":[67],"leverages":[68],"interconnection":[70,114],"network":[71,97],"fabric":[72,148,230],"protect":[74],"LLC":[76,90],"cache":[77,120],"banks":[78],"against":[79],"permanent":[80],"faults":[81],"an":[83,89,124,186,234],"and":[85,99,127,166,198,253],"scalable":[86,128],"way.":[87],"During":[88],"access":[91,241],"faulty":[94],"block,":[95],"detects":[98],"corrects":[100],"faults,":[102],"returning":[103],"fault-free":[105],"data":[106],"requesting":[109],"core.":[110],"Leveraging":[111],"NoC":[113,147,159,192,222,229],"fabric,":[115],"designers":[116,175],"can":[117],"implement":[118],"any":[119],"scheme":[122,144],"efficient,":[125],"modular,":[126],"manner":[129],"multicore/manycore":[132],"platforms.":[133],"propose":[135],"four":[136],"different":[137,150],"policies":[138,154,215],"implementing":[140],"remapping-based":[142],"leveraging":[145,227],"settings.":[151],"enable":[155],"trade-offs":[157],"between":[158],"traffic":[160],"(packets":[161],"sent":[162],"through":[163],"network)":[165],"intrinsic":[168],"parallelism":[169],"communication":[172],"mechanisms,":[173],"allowing":[174],"tune":[177],"system":[179],"based":[180],"on":[181,191,233],"constraints.":[183],"perform":[185,206],"extensive":[187],"space":[189],"exploration":[190],"benchmarks":[193],"demonstrate":[195,239],"usability":[197],"efficacy":[199],"our":[201],"approach.":[202],"addition,":[204],"we":[205,238],"sensitivity":[207],"analysis":[208],"observe":[210],"behavior":[212],"reaction":[217],"improvements":[219],"architecture.":[223],"overheads":[225,246],"minimal:":[232],"8-core,":[235],"16-cache-bank":[236],"reliable":[240],"LLCs":[243],"with":[244],"additional":[245],"less":[248,254],"than":[249,255],"3%":[250],"area":[252],"7%":[256],"power.":[258]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}