{"id":"https://openalex.org/W2035130574","doi":"https://doi.org/10.1145/2567670","title":"3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations","display_name":"3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2035130574","doi":"https://doi.org/10.1145/2567670","mag":"2035130574"},"language":"en","primary_location":{"id":"doi:10.1145/2567670","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2567670","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022970374","display_name":"Sourindra Chaudhuri","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sourindra M. Chaudhuri","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Princeton University, Princeton, NJ"],"affiliations":[{"raw_affiliation_string":"Princeton University, Princeton, NJ","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5022970374"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":2.3027,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.89487093,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"10","issue":"3","first_page":"1","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.7720127105712891},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6095856428146362},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5865949988365173},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5561201572418213},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5323463082313538},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5136756300926208},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4681532680988312},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4513971209526062},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.44835221767425537},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.44538629055023193},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.356267511844635},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3418828547000885},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2195570468902588},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.21279174089431763},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15667331218719482},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.1558879315853119}],"concepts":[{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.7720127105712891},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6095856428146362},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5865949988365173},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5561201572418213},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5323463082313538},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5136756300926208},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4681532680988312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4513971209526062},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.44835221767425537},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.44538629055023193},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.356267511844635},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3418828547000885},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2195570468902588},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.21279174089431763},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15667331218719482},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.1558879315853119},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2567670","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2567670","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1612880521","display_name":null,"funder_award_id":"2010-HJ-2079","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1559796829","https://openalex.org/W1587386427","https://openalex.org/W1970755039","https://openalex.org/W1971143063","https://openalex.org/W2023804273","https://openalex.org/W2096562756","https://openalex.org/W2105874609","https://openalex.org/W2106542123","https://openalex.org/W2106759508","https://openalex.org/W2109596500","https://openalex.org/W2114978747","https://openalex.org/W2117865974","https://openalex.org/W2130894801","https://openalex.org/W2150368362","https://openalex.org/W2151356034","https://openalex.org/W2153865810","https://openalex.org/W2159850878","https://openalex.org/W2160580687","https://openalex.org/W2162018037","https://openalex.org/W2167756350","https://openalex.org/W2913252637","https://openalex.org/W4230486495","https://openalex.org/W4235331999"],"related_works":["https://openalex.org/W3080559572","https://openalex.org/W2145098804","https://openalex.org/W2515312339","https://openalex.org/W2130440338","https://openalex.org/W2762653771","https://openalex.org/W2774826444","https://openalex.org/W1017999001","https://openalex.org/W2029162371","https://openalex.org/W2765195743","https://openalex.org/W2161229876"],"abstract_inverted_index":{"Recently,":[0],"multigate":[1,36,45],"transistors":[2],"have":[3,323,327],"been":[4,324],"gaining":[5],"attention":[6,66],"as":[7],"an":[8],"alternative":[9],"to":[10,25,53,71,94,113,129,169,189,227,326],"conventional":[11],"MOSFETs.":[12,42],"Superior":[13],"gate":[14,210,292,304,312],"control":[15],"over":[16,41],"the":[17,31,95,109,125,133,202,217,222,233,246,249,260,267,320,328],"channel,":[18],"smaller":[19],"subthreshold":[20],"leakage,":[21],"and":[22,146,283,311,333],"reduced":[23],"susceptibility":[24],"process":[26,289],"variations":[27,290],"are":[28,50,237,319],"some":[29],"of":[30,56,60,108,127,221,242,251,262],"key":[32],"features":[33],"that":[34,273,322],"give":[35],"structures":[37],"a":[38,101,105,143,167],"competitive":[39],"edge":[40],"Among":[43],"various":[44],"structures,":[46],"silicon-on-insulator":[47],"(SOI)":[48],"FinFETs":[49],"promising,":[51],"owing":[52],"their":[54],"ease":[55],"fabrication.":[57],"However,":[58,89,119],"characterization":[59],"SOI":[61,177,204],"FinFET":[62,205,243],"devices/gates":[63],"needs":[64],"immediate":[65],"in":[67,75,116,124,216,225,239,248,291],"order":[68,226],"for":[69,85,142,158,176,201],"them":[70],"gain":[72],"greater":[73],"popularity":[74],"this":[76,90,120,162,265],"decade.":[77],"Ideally,":[78],"3D":[79,172,182,191,229],"device":[80,110,145,173,230,275],"simulation":[81,174,192,196,241],"should":[82],"be":[83],"done":[84],"accurate":[86],"circuit":[87],"analysis.":[88],"is":[91,256,266],"impractical":[92],"due":[93],"huge":[96],"CPU":[97,117],"time":[98],"required.":[99],"As":[100],"possible":[102],"alternative,":[103],"simulating":[104],"2D":[106,187,195,218,235,274],"crosssection":[107],"yields":[111],"10\u00d7":[112],"100\u00d7":[114],"reduction":[115],"time.":[118],"introduces":[121],"significant":[122],"error":[123,247],"range":[126],"7%":[128],"20%":[130],"when":[131],"evaluating":[132],"on/off":[134],"current":[135,148],"(":[136,152,212,294,300,307,314],"I":[137,153,252],"ON":[138],"/I":[139],"OFF":[140],")":[141,157,215],"single":[144],"leakage":[147,332],"or":[149],"propagation":[150],"delay":[151],"LEAK":[154,253],"/t":[155,254],"D":[156,255],"logic":[159,244],"gates.":[160],"In":[161],"work,":[163],"we":[164,184],"first":[165,268],"present":[166],"methodology":[168],"obtain":[170],"optimized":[171],"models":[175,188,236,276],"FinFETs.":[178],"Based":[179],"on":[180,331],"these":[181],"models,":[183],"develop":[185],"adjusted":[186,234],"capture":[190],"accuracy":[193],"with":[194],"efficiency.":[197],"We":[198,208,271,287],"report":[199],"results":[200],"22nm":[203],"technology":[206],"node.":[207],"adjust":[209],"underlap":[211],"L":[213,295],"UN":[214],"cross":[219],"section":[220],"n/pFinFET":[223],"devices":[224],"mimic":[228],"behavior.":[231],"When":[232],"employed":[238],"mixed-mode":[240],"gates,":[245],"evaluation":[250],"very":[257],"small.":[258],"To":[259],"best":[261],"our":[263],"knowledge,":[264],"such":[269],"attempt.":[270],"show":[272],"remain":[277],"valid":[278],"even":[279],"under":[280],"process,":[281],"voltage,":[282],"temperature":[284],"(PVT)":[285],"variations.":[286],"target":[288],"length":[293],"G":[296,316],"),":[297,303,310,317],"fin":[298],"thickness":[299,306],"T":[301,308],"SI":[302],"oxide":[305],"OX":[309],"workfunction":[313],"\u03a6":[315],"which":[318],"parameters":[321],"shown":[325],"most":[329],"impact":[330],"delay.":[334]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}