{"id":"https://openalex.org/W2133637639","doi":"https://doi.org/10.1145/2555243.2555273","title":"Lock contention aware thread migrations","display_name":"Lock contention aware thread migrations","publication_year":2014,"publication_date":"2014-02-06","ids":{"openalex":"https://openalex.org/W2133637639","doi":"https://doi.org/10.1145/2555243.2555273","mag":"2133637639"},"language":"en","primary_location":{"id":"doi:10.1145/2555243.2555273","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2555243.2555273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064542016","display_name":"Kishore Kumar Pusukuri","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kishore Kumar Pusukuri","raw_affiliation_strings":["University of California, Riverside, Riverside, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100699251","display_name":"Rajiv Gupta","orcid":"https://orcid.org/0000-0002-9348-3974"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajiv Gupta","raw_affiliation_strings":["University of California, Riverside, Riverside, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048949780","display_name":"Laxmi N. Bhuyan","orcid":"https://orcid.org/0000-0002-8759-0458"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Laxmi Narayan Bhuyan","raw_affiliation_strings":["University of California, Riverside, Riverside, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside, Riverside, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.4031,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5458442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"369","last_page":"370"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.8796950578689575},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8330553770065308},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7767506241798401},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7233529686927795},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.6538988947868347},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6497700214385986},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5729482173919678},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.5356022715568542},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5003664493560791},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3472216725349426},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3308853507041931},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.11481621861457825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.05915912985801697}],"concepts":[{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.8796950578689575},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8330553770065308},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7767506241798401},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7233529686927795},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.6538988947868347},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6497700214385986},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5729482173919678},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.5356022715568542},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5003664493560791},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3472216725349426},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3308853507041931},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.11481621861457825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.05915912985801697},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2555243.2555273","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2555243.2555273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.7699999809265137,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2103557398","https://openalex.org/W2995394804"],"related_works":["https://openalex.org/W2374902472","https://openalex.org/W2170132667","https://openalex.org/W1977539175","https://openalex.org/W4298274492","https://openalex.org/W2103730129","https://openalex.org/W2008368885","https://openalex.org/W2059517625","https://openalex.org/W2356196769","https://openalex.org/W2014530133","https://openalex.org/W2286165368"],"abstract_inverted_index":{"On":[0],"a":[1,9,90,98],"cache-coherent":[2],"multicore":[3,102],"multiprocessor":[4],"system,":[5],"the":[6,20,31,36,47,57,72,84,114,117],"performance":[7,78],"of":[8,22,33,38,49,60,64,79,97],"multithreaded":[10,80,99],"application":[11,23],"with":[12],"high":[13],"lock":[14,39],"contention":[15],"is":[16,29],"very":[17],"sensitive":[18],"to":[19,112],"distribution":[21,32,63],"threads":[24,34,65,96,106],"across":[25,66,101],"multiple":[26],"processors.":[27],"This":[28],"because":[30],"impacts":[35,46],"frequency":[37,48],"transfers":[40],"between":[41],"processors,":[42],"which":[43,94],"in":[44,71],"turn":[45],"last-level":[50],"cache":[51],"(LLC)":[52],"misses":[53,70],"that":[54,105],"lie":[55],"on":[56,116],"critical":[58,73],"path":[59,74],"execution.":[61],"Inappropriate":[62],"processors":[67,103],"increases":[68],"LLC":[69],"and":[75],"significantly":[76],"degrades":[77],"programs.":[81],"To":[82],"alleviate":[83],"above":[85],"problem,":[86],"this":[87],"paper":[88],"overviews":[89],"thread":[91],"migration":[92],"technique,":[93],"migrates":[95],"program":[100],"so":[104],"seeking":[107],"locks":[108,115],"are":[109],"more":[110],"likely":[111],"find":[113],"same":[118],"processor.":[119]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}