{"id":"https://openalex.org/W2073137766","doi":"https://doi.org/10.1145/2554688.2554775","title":"Fast and effective placement and routing directed high-level synthesis for FPGAs","display_name":"Fast and effective placement and routing directed high-level synthesis for FPGAs","publication_year":2014,"publication_date":"2014-02-18","ids":{"openalex":"https://openalex.org/W2073137766","doi":"https://doi.org/10.1145/2554688.2554775","mag":"2073137766"},"language":"en","primary_location":{"id":"doi:10.1145/2554688.2554775","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110540564","display_name":"Hongbin Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210108443","display_name":"Advanced Digital Sciences Center","ror":"https://ror.org/01xaqx887","country_code":"SG","type":"facility","lineage":["https://openalex.org/I4210108443"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Hongbin Zheng","raw_affiliation_strings":["Advanced Digital Sciences Center, Singapore, Singapore","[Advanced Digital Sciences Center, Singapore, Singapore]"],"affiliations":[{"raw_affiliation_string":"Advanced Digital Sciences Center, Singapore, Singapore","institution_ids":["https://openalex.org/I4210108443"]},{"raw_affiliation_string":"[Advanced Digital Sciences Center, Singapore, Singapore]","institution_ids":["https://openalex.org/I115228651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026163196","display_name":"Swathi Gurumani","orcid":null},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210108443","display_name":"Advanced Digital Sciences Center","ror":"https://ror.org/01xaqx887","country_code":"SG","type":"facility","lineage":["https://openalex.org/I4210108443"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Swathi T. Gurumani","raw_affiliation_strings":["Advanced Digital Sciences Center, Singapore, Singapore","[Advanced Digital Sciences Center, Singapore, Singapore]"],"affiliations":[{"raw_affiliation_string":"Advanced Digital Sciences Center, Singapore, Singapore","institution_ids":["https://openalex.org/I4210108443"]},{"raw_affiliation_string":"[Advanced Digital Sciences Center, Singapore, Singapore]","institution_ids":["https://openalex.org/I115228651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090843153","display_name":"Kyle Rupnow","orcid":"https://orcid.org/0000-0003-2908-2225"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kyle Rupnow","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore","Nanyang Technological University, Singapore, SINGAPORE#TAB#"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University, Singapore, SINGAPORE#TAB#","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL, USA","University of Illinois at Urbana/Champaign, Urbana, IL, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana/Champaign, Urbana, IL, USA#TAB#","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110540564"],"corresponding_institution_ids":["https://openalex.org/I115228651","https://openalex.org/I4210108443"],"apc_list":null,"apc_paid":null,"fwci":5.3439,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.9602113,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7853645086288452},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7734171748161316},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.7573132514953613},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7498210668563843},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7048248648643494},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6178943514823914},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5192523002624512},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.5136858820915222},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45991694927215576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4538487493991852},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.43335139751434326},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.424612820148468},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.42083388566970825},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4129945635795593},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40733039379119873},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.28630077838897705},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.23312479257583618},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19364869594573975},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13470187783241272},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11559224128723145},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08294981718063354}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7853645086288452},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7734171748161316},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.7573132514953613},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7498210668563843},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7048248648643494},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6178943514823914},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5192523002624512},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.5136858820915222},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45991694927215576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4538487493991852},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.43335139751434326},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.424612820148468},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.42083388566970825},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4129945635795593},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40733039379119873},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28630077838897705},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.23312479257583618},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19364869594573975},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13470187783241272},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11559224128723145},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08294981718063354},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2554688.2554775","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.923.8848","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.923.8848","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Kyle_Rupnow/publication/259802857_Fast_and_Effective_Placement_and_Routing_Directed_High-Level_Synthesis_for_FPGAs/links/02e7e5306a9247cf7e000000.pdf?origin%3Dpublication_detail","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.927.1996","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.927.1996","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Kyle_Rupnow/publication/259802857_Fast_and_Effective_Placement_and_Routing_Directed_High-Level_Synthesis_for_FPGAs/links/02e7e5306a9247cf7e000000.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W118713324","https://openalex.org/W1606316551","https://openalex.org/W1965585119","https://openalex.org/W1982052956","https://openalex.org/W1991576731","https://openalex.org/W1998292918","https://openalex.org/W2009083496","https://openalex.org/W2018055497","https://openalex.org/W2023602837","https://openalex.org/W2074601596","https://openalex.org/W2081132365","https://openalex.org/W2097053919","https://openalex.org/W2103581911","https://openalex.org/W2115118594","https://openalex.org/W2116976990","https://openalex.org/W2119191999","https://openalex.org/W2129147175","https://openalex.org/W2129388028","https://openalex.org/W2141597697","https://openalex.org/W2143230897","https://openalex.org/W2147088458","https://openalex.org/W2151681416","https://openalex.org/W2154907195","https://openalex.org/W2156499539","https://openalex.org/W2158566102","https://openalex.org/W2160020444","https://openalex.org/W2191327475","https://openalex.org/W6687987274"],"related_works":["https://openalex.org/W2380247286","https://openalex.org/W2073137766","https://openalex.org/W1984265091","https://openalex.org/W2735446578","https://openalex.org/W2543290882","https://openalex.org/W1839177134","https://openalex.org/W4283730710","https://openalex.org/W2571422333","https://openalex.org/W1557016741","https://openalex.org/W2801537247"],"abstract_inverted_index":{"Achievable":[0],"frequency":[1],"(fmax)":[2],"is":[3,26,33,57],"a":[4],"widely":[5],"used":[6],"input":[7],"constraint":[8],"for":[9,51,76],"designs":[10],"targeting":[11],"Field-Programmable":[12],"Gate":[13],"Arrays":[14],"(FPGA),":[15],"because":[16],"of":[17,39],"its":[18],"impact":[19],"on":[20],"design":[21,54],"latency":[22],"and":[23,48,94],"throughput.":[24],"Fmax":[25],"limited":[27],"by":[28,36],"critical":[29,63],"path":[30],"delay,":[31],"which":[32],"highly":[34],"influenced":[35],"lower-level":[37],"details":[38],"the":[40,61,66],"circuit":[41],"implementation":[42],"such":[43,84],"as":[44],"technology":[45],"mapping,":[46],"placement":[47],"routing.":[49],"However,":[50,79],"high-level":[52],"synthesis~(HLS)":[53],"flows,":[55],"it":[56],"challenging":[58],"to":[59,90],"evaluate":[60],"real":[62],"delay":[64,77,85],"at":[65],"behavioral":[67],"level.":[68],"Current":[69],"HLS":[70],"flows":[71],"typically":[72],"use":[73],"module":[74],"pre-characterization":[75],"estimates.":[78],"we":[80],"will":[81],"demonstrate":[82],"that":[83],"estimates":[86],"are":[87],"not":[88],"sufficient":[89],"obtain":[91],"high":[92],"fmax":[93],"also":[95],"minimize":[96],"total":[97],"execution":[98],"latency.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}