{"id":"https://openalex.org/W2044645776","doi":"https://doi.org/10.1145/2554688.2554764","title":"Memory block based scan-BIST architecture for application-dependent FPGA testing","display_name":"Memory block based scan-BIST architecture for application-dependent FPGA testing","publication_year":2014,"publication_date":"2014-02-18","ids":{"openalex":"https://openalex.org/W2044645776","doi":"https://doi.org/10.1145/2554688.2554764","mag":"2044645776"},"language":"en","primary_location":{"id":"doi:10.1145/2554688.2554764","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://naist.repo.nii.ac.jp/records/4903","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101071609","display_name":"Keita Ito","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Keita Ito","raw_affiliation_strings":["Nara Institute of Science and Technology, Nara, Japan","[Nara Institute of Science and Technology, Nara, JAPAN]"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"[Nara Institute of Science and Technology, Nara, JAPAN]","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078779439","display_name":"Tomokazu Yoneda","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomokazu Yoneda","raw_affiliation_strings":["Nara Institute of Science and Technology, Nara, Japan","[Nara Institute of Science and Technology, Nara, JAPAN]"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"[Nara Institute of Science and Technology, Nara, JAPAN]","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113798957","display_name":"Yuta Yamato","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuta Yamato","raw_affiliation_strings":["Nara Institute of Science and Technology, Nara, Japan","[Nara Institute of Science and Technology, Nara, JAPAN]"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"[Nara Institute of Science and Technology, Nara, JAPAN]","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101930271","display_name":"Kazumi Hatayama","orcid":"https://orcid.org/0000-0001-8416-8609"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazumi Hatayama","raw_affiliation_strings":["Nara Institute of Science and Technology, Nara, Japan","[Nara Institute of Science and Technology, Nara, JAPAN]"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"[Nara Institute of Science and Technology, Nara, JAPAN]","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070572924","display_name":"Michiko Inoue","orcid":"https://orcid.org/0000-0002-9837-5147"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Michiko Inoue","raw_affiliation_strings":["Nara Institute of Science and Technology, Nara, Japan","[Nara Institute of Science and Technology, Nara, JAPAN]"],"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"[Nara Institute of Science and Technology, Nara, JAPAN]","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101071609"],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11056176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7051390409469604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6983203887939453},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6755200624465942},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6309036612510681},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5695403218269348},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5595744252204895},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5317994952201843},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5031155943870544},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.46532174944877625},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45296385884284973},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.42952096462249756},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.394118070602417},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3244972825050354},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15118268132209778},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1340886652469635},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.12648490071296692},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1111840009689331}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7051390409469604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6983203887939453},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6755200624465942},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6309036612510681},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5695403218269348},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5595744252204895},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5317994952201843},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5031155943870544},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.46532174944877625},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45296385884284973},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.42952096462249756},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.394118070602417},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3244972825050354},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15118268132209778},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1340886652469635},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.12648490071296692},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1111840009689331},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2554688.2554764","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554764","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:irdb.nii.ac.jp:01146:0005783354","is_oa":true,"landing_page_url":"https://naist.repo.nii.ac.jp/records/4903","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"},{"id":"pmh:oai:library.naist.jp:10061/11172","is_oa":true,"landing_page_url":"http://hdl.handle.net/10061/11172","pdf_url":null,"source":{"id":"https://openalex.org/S4377196843","display_name":"NAIST Digital Library (Nara Institute of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I75917431","host_organization_name":"Nara Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I75917431"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:01146:0005783354","is_oa":true,"landing_page_url":"https://naist.repo.nii.ac.jp/records/4903","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"},"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[{"id":"https://openalex.org/G1492856601","display_name":null,"funder_award_id":"Grants-in-Aid for Scientific Resear","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G2516884359","display_name":null,"funder_award_id":"Grants-in-Aid for Scientific Research (B)","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G267258101","display_name":null,"funder_award_id":"Scientific Research (B)","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G2679151635","display_name":"Research on Built-in Self-Test to Enhance LSI Reliability through its Lifecycle","funder_award_id":"25280015","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"},{"id":"https://openalex.org/G5256887504","display_name":null,"funder_award_id":"Japan Society for the Promotion of Science (JSPS)","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1973666101","https://openalex.org/W2075468225","https://openalex.org/W2084741576","https://openalex.org/W2102927569","https://openalex.org/W2124618076","https://openalex.org/W2135615172","https://openalex.org/W2146887273","https://openalex.org/W2152577665","https://openalex.org/W2158520623","https://openalex.org/W2163537934","https://openalex.org/W2164529645","https://openalex.org/W2171156763","https://openalex.org/W2464594873","https://openalex.org/W6681434826"],"related_works":["https://openalex.org/W2118952760","https://openalex.org/W2075356617","https://openalex.org/W2274367941","https://openalex.org/W2390529848","https://openalex.org/W2763030692","https://openalex.org/W2553035740","https://openalex.org/W1974621628","https://openalex.org/W3088373974","https://openalex.org/W2789575913","https://openalex.org/W2505113000"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,54],"scan-based":[4],"BIST":[5,31,74],"architecture":[6,19,75],"for":[7,14,40,49],"FPGAs":[8],"used":[9],"as":[10,34],"application-specific":[11],"embedded":[12],"devices":[13],"low-volume":[15],"products.":[16],"The":[17],"proposed":[18,73],"efficiently":[20],"utilizes":[21],"memory":[22],"blocks,":[23],"instead":[24],"of":[25,58],"logic":[26],"elements,":[27],"to":[28,63],"build":[29],"up":[30],"components":[32],"such":[33],"LFSR,":[35],"MISR":[36],"and":[37,52,60],"scan":[38,47,62],"chains":[39],"test":[41,50,56,66,79],"points.":[42],"It":[43],"also":[44],"provides":[45],"enhanced":[46,61],"functionality":[48],"points":[51],"performs":[53],"hybrid":[55],"application":[57],"LOC":[59],"improve":[64],"delay":[65,78],"quality.":[67],"Experimental":[68],"results":[69],"show":[70],"that":[71],"the":[72],"achieves":[76],"high":[77],"quality":[80],"with":[81],"efficient":[82],"resource":[83],"utilization.":[84]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}