{"id":"https://openalex.org/W2033549713","doi":"https://doi.org/10.1145/2554688.2554763","title":"Rent's rule based FPGA packing for routability optimization","display_name":"Rent's rule based FPGA packing for routability optimization","publication_year":2014,"publication_date":"2014-02-18","ids":{"openalex":"https://openalex.org/W2033549713","doi":"https://doi.org/10.1145/2554688.2554763","mag":"2033549713"},"language":"en","primary_location":{"id":"doi:10.1145/2554688.2554763","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100852727","display_name":"Wenyi Feng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210110187","display_name":"Microsemi (United States)","ror":"https://ror.org/01mvkzj41","country_code":"US","type":"company","lineage":["https://openalex.org/I4210110187"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wenyi Feng","raw_affiliation_strings":["Microsemi Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Microsemi Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210110187"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076157491","display_name":"Jonathan Greene","orcid":"https://orcid.org/0000-0002-7038-6629"},"institutions":[{"id":"https://openalex.org/I4210110187","display_name":"Microsemi (United States)","ror":"https://ror.org/01mvkzj41","country_code":"US","type":"company","lineage":["https://openalex.org/I4210110187"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Greene","raw_affiliation_strings":["Microsemi Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Microsemi Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210110187"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005615652","display_name":"Kristofer Vorwerk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210110187","display_name":"Microsemi (United States)","ror":"https://ror.org/01mvkzj41","country_code":"US","type":"company","lineage":["https://openalex.org/I4210110187"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kristofer Vorwerk","raw_affiliation_strings":["Microsemi Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Microsemi Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210110187"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070951209","display_name":"Val Pevzner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210110187","display_name":"Microsemi (United States)","ror":"https://ror.org/01mvkzj41","country_code":"US","type":"company","lineage":["https://openalex.org/I4210110187"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Val Pevzner","raw_affiliation_strings":["Microsemi Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Microsemi Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210110187"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111625464","display_name":"Arun Kundu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210110187","display_name":"Microsemi (United States)","ror":"https://ror.org/01mvkzj41","country_code":"US","type":"company","lineage":["https://openalex.org/I4210110187"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arun Kundu","raw_affiliation_strings":["Microsemi Corporation, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Microsemi Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210110187"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100852727"],"corresponding_institution_ids":["https://openalex.org/I4210110187"],"apc_list":null,"apc_paid":null,"fwci":1.4653,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.84310499,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.6524127125740051},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6457434296607971},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.603750467300415},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5976846814155579},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5672255158424377},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5464367866516113},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.47042179107666016},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4198421239852905},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.4172000586986542},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.38403624296188354},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34830713272094727},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25977468490600586},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2046070396900177},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19835790991783142},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19084137678146362}],"concepts":[{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.6524127125740051},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6457434296607971},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.603750467300415},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5976846814155579},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5672255158424377},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5464367866516113},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.47042179107666016},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4198421239852905},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.4172000586986542},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.38403624296188354},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34830713272094727},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25977468490600586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2046070396900177},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19835790991783142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19084137678146362},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2554688.2554763","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1970296212","https://openalex.org/W2002641171","https://openalex.org/W2007480409","https://openalex.org/W2011918740","https://openalex.org/W2015540924","https://openalex.org/W2016990398","https://openalex.org/W2029031086","https://openalex.org/W2029541370","https://openalex.org/W2049121968","https://openalex.org/W2109220922","https://openalex.org/W2124537194","https://openalex.org/W2128852992","https://openalex.org/W2151614223"],"related_works":["https://openalex.org/W2997457842","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W1997431798","https://openalex.org/W2184011203","https://openalex.org/W2158511068","https://openalex.org/W2167484077","https://openalex.org/W2108092114","https://openalex.org/W2013797485","https://openalex.org/W4247948903"],"abstract_inverted_index":{"Packing":[0],"is":[1,32,60],"a":[2,15,61,82,96,144],"critical":[3,121],"step":[4],"in":[5,49,114],"the":[6,19,22,46,68,72,89,140],"CAD":[7],"flow":[8],"for":[9,51,75],"cluster-based":[10],"FPGA":[11,76],"architectures,":[12],"and":[13,25,64,111,120,139],"has":[14,42],"significant":[16],"impact":[17],"on":[18,101],"quality":[20,30],"of":[21,39],"final":[23],"placement":[24],"routing":[26],"results.":[27],"One":[28],"basic":[29],"metric":[31],"routability.":[33],"Traditionally,":[34],"minimizing":[35,58],"cut":[36,59],"(the":[37],"number":[38],"external":[40],"signals)":[41],"been":[43],"used":[44],"as":[45,71],"main":[47],"criterion":[48,74],"packing":[50,134],"routability":[52],"optimization.":[53],"This":[54],"paper":[55],"shows":[56],"that":[57,128],"sub-optimal":[62],"criterion,":[63],"argues":[65],"to":[66,87,105],"use":[67],"Rent":[69,90],"characteristic":[70,91],"new":[73,97],"packing.":[77,93],"We":[78,94],"further":[79],"propose":[80],"using":[81],"recursive":[83],"bipartitioning-based":[84],"k-way":[85],"partitioner":[86],"optimize":[88],"during":[92],"developed":[95],"packer,":[98],"PPack2,":[99],"based":[100],"this":[102],"approach.":[103],"Compared":[104],"T-VPack,":[106],"PPack2":[107,129],"achieves":[108],"35.4%,":[109],"35.6%,":[110],"11.2%":[112],"reduction":[113],"wire":[115],"length,":[116],"minimal":[117],"channel":[118],"width,":[119],"path":[122],"delay,":[123],"respectively.":[124],"These":[125],"improvements":[126],"show":[127],"outperforms":[130],"all":[131],"previous":[132],"leading":[133],"tools":[135],"(including":[136],"iRAC,":[137],"HDPack,":[138],"original":[141],"PPack)":[142],"by":[143],"wide":[145],"margin.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}