{"id":"https://openalex.org/W2018908100","doi":"https://doi.org/10.1145/2554688.2554750","title":"Methodology to generate multi-dimensional systolic arrays for FPGAs using openCL (abstract only)","display_name":"Methodology to generate multi-dimensional systolic arrays for FPGAs using openCL (abstract only)","publication_year":2014,"publication_date":"2014-02-18","ids":{"openalex":"https://openalex.org/W2018908100","doi":"https://doi.org/10.1145/2554688.2554750","mag":"2018908100"},"language":"en","primary_location":{"id":"doi:10.1145/2554688.2554750","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067829927","display_name":"Nick Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nick Ni","raw_affiliation_strings":["Embedded Applications Engineer, Altera Corporation, San Jose, CA, USA","Embedded Applications Engineer, Altera Corporation, San Jose, CA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Embedded Applications Engineer, Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Embedded Applications Engineer, Altera Corporation, San Jose, CA, USA#TAB#","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5067829927"],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07489979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"255","last_page":"255"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10494","display_name":"Plant Virus Research Studies","score":0.9811999797821045,"subfield":{"id":"https://openalex.org/subfields/1110","display_name":"Plant Science"},"field":{"id":"https://openalex.org/fields/11","display_name":"Agricultural and Biological Sciences"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T10494","display_name":"Plant Virus Research Studies","score":0.9811999797821045,"subfield":{"id":"https://openalex.org/subfields/1110","display_name":"Plant Science"},"field":{"id":"https://openalex.org/fields/11","display_name":"Agricultural and Biological Sciences"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9803000092506409,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9794999957084656,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8482941389083862},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8319432735443115},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.686980664730072},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6467622518539429},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4588637053966522},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4516238570213318},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.4269946217536926},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4142100512981415},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3419085741043091},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33121585845947266},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.11591494083404541},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10168808698654175},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08583223819732666}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8482941389083862},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8319432735443115},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.686980664730072},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6467622518539429},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4588637053966522},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4516238570213318},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.4269946217536926},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4142100512981415},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3419085741043091},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33121585845947266},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.11591494083404541},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10168808698654175},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08583223819732666}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2554688.2554750","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3062287","https://openalex.org/W2380390332","https://openalex.org/W2742145873","https://openalex.org/W2023572661","https://openalex.org/W4245975140","https://openalex.org/W2347854075","https://openalex.org/W1967938402","https://openalex.org/W2132614232","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Systolic":[0],"arrays":[1],"(SA)":[2],"in":[3,64,106],"a":[4,7,39,47,57,120,140],"FPGA":[5,99],"provide":[6],"significant":[8],"speed":[9],"up":[10],"on":[11,38,119],"many":[12,146],"scientific":[13],"calculations":[14],"through":[15],"massive":[16],"parallelism":[17],"exploitation.":[18],"The":[19,111,128],"low-level":[20],"hardware":[21,72,101,142],"design":[22,143],"of":[23],"such":[24],"complex":[25,80],"SA":[26,53],"is":[27,86,130],"becoming":[28],"more":[29,34],"time-consuming":[30],"and":[31,95,137],"non-scalable":[32],"with":[33,124],"transistors":[35],"being":[36],"available":[37],"single":[40],"chip.":[41],"In":[42],"this":[43],"paper":[44],"we":[45],"present":[46],"novel":[48],"methodology":[49,85],"to":[50,91,132,148],"generate":[51],"multi-dimensional":[52],"for":[54],"FPGAs":[55],"using":[56,73,83,103],"well-accepted":[58],"high-level":[59,76],"language,":[60],"OpenCL.":[61],"Kernels":[62],"written":[63],"OpenCL":[65,75],"can":[66],"then":[67],"be":[68],"compiled":[69],"directly":[70],"into":[71],"an":[74],"synthesis":[77],"tool.":[78],"A":[79],"case":[81],"study":[82],"our":[84],"presented.":[87],"We":[88],"were":[89],"able":[90],"design,":[92],"generate,":[93],"verify":[94],"optimize":[96],"the":[97,104],"entire":[98],"based":[100],"accelerator":[102],"Smith-Waterman,":[105],"only":[107],"three":[108],"man":[109],"weeks.":[110],"accelerator's":[112],"top":[113],"performance":[114],"was":[115],"32.6":[116],"GCUPS":[117],"(Giga-Cell-Updates-Per-Second)":[118],"DNA":[121],"similarity":[122],"search":[123],"1.3":[125],"GCUPS/watt":[126],"efficiency.":[127],"result":[129],"superior":[131],"most":[133],"state-of-the-art":[134],"CPU/GPU":[135],"implementations":[136],"competitive":[138],"against":[139],"hand-crafted":[141],"which":[144],"took":[145],"months":[147],"develop.":[149]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}