{"id":"https://openalex.org/W2077797752","doi":"https://doi.org/10.1145/2554688.2554747","title":"Future inter-FPGA communication architecture for multi-FPGA based prototyping (abstract only)","display_name":"Future inter-FPGA communication architecture for multi-FPGA based prototyping (abstract only)","publication_year":2014,"publication_date":"2014-02-18","ids":{"openalex":"https://openalex.org/W2077797752","doi":"https://doi.org/10.1145/2554688.2554747","mag":"2077797752"},"language":"en","primary_location":{"id":"doi:10.1145/2554688.2554747","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000039972","display_name":"Qingshan Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Qingshan Tang","raw_affiliation_strings":["Universit\u00e9 Pierre et Marie CURIE, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Pierre et Marie CURIE, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108676900","display_name":"Matthieu Tuna","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matthieu Tuna","raw_affiliation_strings":["Flexras Technologies, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flexras Technologies, Paris, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["Universit\u00e9 Pierre et Marie CURIE, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e9 Pierre et Marie CURIE, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6302,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70897622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"251","last_page":"251"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9254756569862366},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.7487673163414001},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.7119300961494446},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.6314767003059387},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6291192770004272},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5686125755310059},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5443860292434692},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.5194998979568481},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4734515845775604},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4412965178489685},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.43334391713142395},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3861531615257263},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.11034712195396423},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09167158603668213}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9254756569862366},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.7487673163414001},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.7119300961494446},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.6314767003059387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6291192770004272},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5686125755310059},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5443860292434692},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.5194998979568481},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4734515845775604},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4412965178489685},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43334391713142395},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3861531615257263},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.11034712195396423},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09167158603668213},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2554688.2554747","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00969240v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00969240","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '14, Feb 2014, Monterey, CA, United States. pp.251-251, ⟨10.1145/2554688.2554747⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1989703526","https://openalex.org/W2169580068","https://openalex.org/W2054088497","https://openalex.org/W2798426149","https://openalex.org/W2988883125","https://openalex.org/W2019423344","https://openalex.org/W2375455039","https://openalex.org/W2055708614","https://openalex.org/W2015043963","https://openalex.org/W1952015315"],"abstract_inverted_index":{"Multi-FPGA":[0],"boards":[1],"are":[2,41,69,82,110,136,161],"widely":[3],"used":[4,114,157],"for":[5,33,115,158],"rapid":[6],"system":[7],"prototyping.":[8],"Even":[9],"though":[10],"the":[11,17,20,25,29,90,106,143,148,154,165,170,179,189,193,198],"prototyping":[12],"is":[13,22,37,48,104,133],"trying":[14],"to":[15,75,146],"reach":[16],"maximum":[18,94],"performance,":[19],"performance":[21,177,187],"limited":[23],"by":[24],"inter-FPGA":[26,159],"communication.":[27],"As":[28],"capacity":[30,55],"per":[31],"I/O":[32,103],"each":[34,53],"FPGA":[35,39,102,155],"generation":[36],"increasing,":[38],"I/Os":[40,156],"becoming":[42],"a":[43,58,126,139],"scarce":[44],"resource.":[45],"The":[46,93,184],"design":[47],"divided":[49],"into":[50],"several":[51],"parts,":[52],"part's":[54],"fits":[56],"in":[57,66,86,138,164,186],"single":[59],"FPGA.":[60],"Signals":[61],"crossing":[62],"design's":[63],"parts":[64],"located":[65],"different":[67],"FPGAs":[68,85],"called":[70,105],"cut":[71,80,97],"nets.":[72],"In":[73,123],"order":[74],"resolve":[76],"pin":[77],"limitation":[78],"problem,":[79],"nets":[81,98],"sent":[83],"between":[84],"pipelined":[87],"way":[88],"using":[89],"Time-Division-Multiplexing":[91],"technique.":[92],"number":[95],"of":[96,188],"passing":[99],"through":[100],"one":[101],"TDM":[107,180,199],"ratio.":[108],"There":[109],"two":[111],"multiplexing":[112,128,172],"architectures":[113],"multi-FPGA":[116,140],"based":[117],"prototyping:":[118],"Logic":[119],"Multiplexing":[120],"and":[121],"ISERDES/OSERDES.":[122],"this":[124],"paper,":[125],"new":[127],"architecture":[129,173,191,195],"Multi-Gigabit":[130],"Transceiver":[131],"(MGT)":[132],"proposed.":[134],"Experiments":[135],"done":[137],"board":[141],"with":[142],"testbench":[144],"LFSR":[145],"validate":[147],"achieved":[149],"performance.":[150],"Assume":[151],"that":[152,169],"all":[153],"communication":[160],"MGT":[162],"capable":[163],"future.":[166],"Analyses":[167],"show":[168],"proposed":[171,190],"can":[174],"achieve":[175],"higher":[176],"when":[178],"ratio":[181,200],"exceeds":[182],"67.":[183],"gain":[185],"over":[192],"existing":[194],"augments":[196],"as":[197],"increases.":[201]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}