{"id":"https://openalex.org/W2109579093","doi":"https://doi.org/10.1145/2554688.2554737","title":"Exploring duty cycle distortions along signal paths in FPGAs (abstract only)","display_name":"Exploring duty cycle distortions along signal paths in FPGAs (abstract only)","publication_year":2014,"publication_date":"2014-02-18","ids":{"openalex":"https://openalex.org/W2109579093","doi":"https://doi.org/10.1145/2554688.2554737","mag":"2109579093"},"language":"en","primary_location":{"id":"doi:10.1145/2554688.2554737","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074797677","display_name":"Matthias Hinkfoth","orcid":null},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias Hinkfoth","raw_affiliation_strings":["University of Rostock, Rostock, Germany","University of Rostock, Rostock, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rostock, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"University of Rostock, Rostock, Germany#TAB#","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002899190","display_name":"Ralf Joost","orcid":null},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Joost","raw_affiliation_strings":["University of Rostock, Rostock, Germany","University of Rostock, Rostock, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rostock, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"University of Rostock, Rostock, Germany#TAB#","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109045369","display_name":"Ralf Salomon","orcid":null},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Salomon","raw_affiliation_strings":["University of Rostock, Rostock, Germany","University of Rostock, Rostock, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rostock, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"University of Rostock, Rostock, Germany#TAB#","institution_ids":["https://openalex.org/I4665924"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13375922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"257"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.8182973861694336},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7279899716377258},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7087111473083496},{"id":"https://openalex.org/keywords/distortion","display_name":"Distortion (music)","score":0.7038453221321106},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.691360592842102},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6872908473014832},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5867323875427246},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4603121280670166},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4219181537628174},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3085480332374573},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29761409759521484},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.28085070848464966},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.229915589094162},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22635680437088013},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21164792776107788},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.08633890748023987}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.8182973861694336},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7279899716377258},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7087111473083496},{"id":"https://openalex.org/C126780896","wikidata":"https://www.wikidata.org/wiki/Q899871","display_name":"Distortion (music)","level":4,"score":0.7038453221321106},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.691360592842102},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6872908473014832},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5867323875427246},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4603121280670166},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4219181537628174},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3085480332374573},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29761409759521484},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.28085070848464966},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.229915589094162},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22635680437088013},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21164792776107788},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.08633890748023987},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2554688.2554737","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4290802965","https://openalex.org/W97789383","https://openalex.org/W4289406402","https://openalex.org/W2727156679","https://openalex.org/W3087516072","https://openalex.org/W2067997904","https://openalex.org/W2111165123","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W1967468490"],"abstract_inverted_index":{"Non-trivial":[0],"hardware":[1],"architectures":[2],"consist":[3],"of":[4,8,32,49],"a":[5,69,95],"significant":[6],"number":[7],"fine-grained":[9],"modules":[10],"that":[11,76,90],"communication":[12,26],"with":[13],"each":[14],"other":[15],"via":[16],"dedicated":[17],"signal":[18,54,96],"lines.":[19],"In":[20],"field-programmable":[21],"gate":[22],"arrays":[23],"(FPGAs),":[24],"these":[25,57],"lines":[27,58],"are":[28,40],"provided":[29],"in":[30,91],"forms":[31],"global":[33],"vertical":[34],"and":[35,39,89],"horizontal":[36],"routing":[37,44],"channels,":[38],"subject":[41],"to":[42],"the":[43,47,53,65,77,80,92],"process.":[45],"Since":[46],"effects":[48,67],"physical":[50],"properties":[51],"on":[52,68,79],"skew":[55],"along":[56,85],"is":[59],"well":[60],"understood,":[61],"this":[62],"paper":[63],"investigates":[64],"observable":[66],"signal's":[70],"duty":[71,81],"cycle.":[72],"Practical":[73],"experiments":[74],"show":[75],"distortion":[78],"cycle":[82],"progressively":[83],"increases":[84],"such":[86],"wires":[87],"(connections)":[88],"extreme":[93],"case,":[94],"may":[97],"entirely":[98],"vanish.":[99]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}