{"id":"https://openalex.org/W2132270389","doi":"https://doi.org/10.1145/2554688.2554730","title":"An automatic netlist and floorplanning approach to improve the MTTR of scrubbing techniques (abstract only)","display_name":"An automatic netlist and floorplanning approach to improve the MTTR of scrubbing techniques (abstract only)","publication_year":2014,"publication_date":"2014-02-18","ids":{"openalex":"https://openalex.org/W2132270389","doi":"https://doi.org/10.1145/2554688.2554730","mag":"2132270389"},"language":"en","primary_location":{"id":"doi:10.1145/2554688.2554730","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107466673","display_name":"Bernhard Schmidt","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Bernhard Schmidt","raw_affiliation_strings":["University of Erlangen-Nuremberg, Erlangen, Germany","University of Erlangen - Nuremberg, Erlangen, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"University of Erlangen - Nuremberg, Erlangen, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078280066","display_name":"Daniel Ziener","orcid":"https://orcid.org/0000-0001-6449-9208"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Daniel Ziener","raw_affiliation_strings":["University of Erlangen-Nuremberg, Erlangen, Germany","University of Erlangen - Nuremberg, Erlangen, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"University of Erlangen - Nuremberg, Erlangen, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J\u00fcrgen Teich","raw_affiliation_strings":["University of Erlangen-Nuremberg, Erlangen, Germany","University of Erlangen - Nuremberg, Erlangen, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Erlangen-Nuremberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"University of Erlangen - Nuremberg, Erlangen, Germany#TAB#","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5107466673"],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.158595,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"257","last_page":"257"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8928994536399841},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6801109910011292},{"id":"https://openalex.org/keywords/data-scrubbing","display_name":"Data scrubbing","score":0.6331930160522461},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5326164960861206},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5118679404258728},{"id":"https://openalex.org/keywords/criticality","display_name":"Criticality","score":0.49049633741378784},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.46592020988464355},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4596557021141052},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.44198134541511536},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4101567268371582},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33452022075653076},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3316676616668701},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2811632752418518},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16833999752998352},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16510164737701416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.148818701505661}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8928994536399841},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6801109910011292},{"id":"https://openalex.org/C89529581","wikidata":"https://www.wikidata.org/wiki/Q5227348","display_name":"Data scrubbing","level":2,"score":0.6331930160522461},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5326164960861206},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5118679404258728},{"id":"https://openalex.org/C125611927","wikidata":"https://www.wikidata.org/wiki/Q17008131","display_name":"Criticality","level":2,"score":0.49049633741378784},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.46592020988464355},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4596557021141052},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.44198134541511536},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4101567268371582},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33452022075653076},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3316676616668701},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2811632752418518},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16833999752998352},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16510164737701416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.148818701505661},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2554688.2554730","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554730","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111251553","https://openalex.org/W2253391080","https://openalex.org/W2365383750","https://openalex.org/W2120549874","https://openalex.org/W3148693912","https://openalex.org/W1590828620","https://openalex.org/W2147968839","https://openalex.org/W2156069452","https://openalex.org/W144590410","https://openalex.org/W2100447044"],"abstract_inverted_index":{"We":[0],"introduce":[1],"a":[2,58,75,92,168,184],"new":[3],"SEU":[4,60],"mitigation":[5],"approach":[6],"which":[7,37,151],"minimizes":[8],"the":[9,19,33,53,102,110,127,147,171],"scrubbing":[10,79],"effort":[11],"by":[12,30,41,52,135,178],"a)":[13],"using":[14,42,136,159],"an":[15,97],"automatic":[16],"classification":[17],"of":[18,21,35,47,109,129,149,170],"criticality":[20,46],"netlist":[22],"instances":[23],"and":[24,29,72,105,118,138],"their":[25],"resulting":[26,111],"configuration":[27,48,84,107],"bits,":[28,120],"b)":[31],"minimizing":[32],"number":[34,128,148],"frames":[36,150],"must":[38],"be":[39,91,154],"scrubbed":[40],"intelligent":[43],"floorplanning.":[44],"The":[45],"bits":[49,108,117],"is":[50,80,142],"defined":[51],"actions":[54],"needed":[55],"to":[56,82,124,145,153,180,183],"correct":[57],"radiation-induced":[59],"at":[61,101],"this":[62],"bit.":[63],"Indeed,":[64],"circuits":[65,177],"that":[66],"involve":[67],"feedback":[68],"loops":[69],"might":[70,90],"still":[71],"infinitely":[73],"cause":[74],"malfunction":[76],"even":[77],"if":[78],"applied":[81],"involved":[83],"frames.":[85],"Here,":[86],"only":[87],"supplementary":[88],"state-restoring":[89,132],"viable":[93],"solution.":[94],"By":[95,161],"analyzing":[96],"FPGA":[98,112],"design":[99],"already":[100],"logic":[103],"level":[104],"partition":[106],"mapping":[113],"into":[114],"so-called":[115],"essential":[116],"critical":[119],"we":[121,165],"are":[122],"able":[123],"significantly":[125],"reduce":[126],"time":[130],"consuming":[131],"actions.":[133],"Moreover,":[134],"placement":[137],"routing":[139],"constraints,":[140],"it":[141],"shown":[143],"how":[144],"minimize":[146],"have":[152],"reconfigured":[155],"or":[156],"checked":[157],"when":[158],"scrubbing.":[160],"applying":[162],"both":[163],"methods,":[164],"will":[166],"show":[167],"reduction":[169],"Mean-Time-To-Repair":[172],"(MTTR)":[173],"for":[174],"sequential":[175],"benchmark":[176],"up":[179],"48.5%":[181],"compared":[182],"state-of-the-art":[185],"approach.":[186]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}