{"id":"https://openalex.org/W1964895059","doi":"https://doi.org/10.1145/2554688.2554699","title":"1K manycore FPGA shared memory architecture for SOC (abstract only)","display_name":"1K manycore FPGA shared memory architecture for SOC (abstract only)","publication_year":2014,"publication_date":"2014-02-18","ids":{"openalex":"https://openalex.org/W1964895059","doi":"https://doi.org/10.1145/2554688.2554699","mag":"1964895059"},"language":"en","primary_location":{"id":"doi:10.1145/2554688.2554699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037358573","display_name":"Yosi Ben Asher","orcid":"https://orcid.org/0000-0001-9963-1467"},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Yosi Ben Asher","raw_affiliation_strings":["CS, University of Haifa, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"CS, University of Haifa, Haifa, Israel","institution_ids":["https://openalex.org/I91203450"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022619406","display_name":"Jacob Gendel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Jacob Gendel","raw_affiliation_strings":["IBM HRL, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"IBM HRL, Haifa, Israel","institution_ids":["https://openalex.org/I4210167297"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108481378","display_name":"Gadi Haber","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL","US"],"is_corresponding":false,"raw_author_name":"Gadi Haber","raw_affiliation_strings":["Intel Development Center, Haifa Israel, Haifa, Israel","Intel Development Center, Haifa Israel, Haifa, Israel#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Development Center, Haifa Israel, Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]},{"raw_affiliation_string":"Intel Development Center, Haifa Israel, Haifa, Israel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029287518","display_name":"Oren Segal","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Oren Segal","raw_affiliation_strings":["EE. UMass Lowell, USA, Lowell, USA"],"affiliations":[{"raw_affiliation_string":"EE. UMass Lowell, USA, Lowell, USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006124605","display_name":"Yousef Shajrawi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Yousef Shajrawi","raw_affiliation_strings":["IBM HRL, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"IBM HRL, Haifa, Israel","institution_ids":["https://openalex.org/I4210167297"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5037358573"],"corresponding_institution_ids":["https://openalex.org/I91203450"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04550293,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"251","last_page":"251"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.824001133441925},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5830459594726562},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5681174993515015},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5680070519447327},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5276333689689636},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5041683912277222},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.47898340225219727},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47226276993751526},{"id":"https://openalex.org/keywords/data-diffusion-machine","display_name":"Data diffusion machine","score":0.46950674057006836},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.46896520256996155},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.46594393253326416},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4441068172454834},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4401942789554596},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4277550280094147},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4157918393611908},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.41416168212890625},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.31970107555389404},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.2933831214904785},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2542380392551422},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2139936089515686},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11773383617401123},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.09769073128700256}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.824001133441925},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5830459594726562},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5681174993515015},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5680070519447327},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5276333689689636},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5041683912277222},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.47898340225219727},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47226276993751526},{"id":"https://openalex.org/C180089779","wikidata":"https://www.wikidata.org/wiki/Q5227275","display_name":"Data diffusion machine","level":5,"score":0.46950674057006836},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.46896520256996155},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.46594393253326416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4441068172454834},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4401942789554596},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4277550280094147},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4157918393611908},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.41416168212890625},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.31970107555389404},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.2933831214904785},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2542380392551422},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2139936089515686},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11773383617401123},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.09769073128700256},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2554688.2554699","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2554688.2554699","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W254684032","https://openalex.org/W2339366892","https://openalex.org/W2138180780","https://openalex.org/W2105141138","https://openalex.org/W120214571","https://openalex.org/W4230333905","https://openalex.org/W2247651031","https://openalex.org/W2135236335","https://openalex.org/W126098351","https://openalex.org/W2148868967"],"abstract_inverted_index":{"Manycore":[0],"shared":[1,31,34,85,89,132],"memory":[2,35,52,86,98,117,124,133],"architectures":[3,198],"hold":[4],"a":[5,81,95,101,129],"significant":[6],"premise":[7],"to":[8,49,62,66,107,137,219,236],"speed":[9],"up":[10],"and":[11,100,142,152,188,209,231],"simplify":[12],"SOCs.":[13,77],"Using":[14],"many":[15],"homogeneous":[16],"small-cores":[17],"will":[18],"allow":[19],"replacing":[20],"the":[21,42,46,68,88,116,123,153,159,174,178,184,237,247],"hardware":[22],"accelerators":[23],"of":[24,71,97,164,177,197,213,239],"SOCs":[25],"by":[26,38,121,183,189,246],"parallel":[27,76,147],"algorithms":[28],"communicating":[29],"through":[30],"memory.":[32],"Currently":[33],"is":[36,59,92,119,181,228,244],"realized":[37],"maintaining":[39],"cache-consistency":[40],"across":[41],"cores,":[43],"caching":[44],"all":[45,161],"connected":[47],"cores":[48,72,208],"one":[50,232],"main":[51],"module.":[53],"This":[54,193],"approach,":[55],"though":[56],"used":[57,204],"today,":[58],"not":[60,229],"likely":[61],"be":[63,168],"scalable":[64],"enough":[65],"support":[67],"high":[69,221],"number":[70],"needed":[73,245],"for":[74,84,139,158,201],"highly":[75],"Therefore":[78],"we":[79],"consider":[80],"theoretical":[82,248],"scheme":[83],"wherein:":[87],"address":[90],"space":[91],"divided":[93],"between":[94,115],"set":[96],"modules;":[99],"communication":[102,179],"network":[103,180],"allows":[104],"each":[105],"core":[106],"access":[108],"every":[109],"such":[110],"module":[111],"in":[112],"parallel.":[113],"Load-balancing":[114],"modules":[118],"obtained":[120],"rehashing":[122],"address-space.":[125],"We":[126,203],"have":[127],"designed":[128],"simple":[130],"generic":[131],"architecture,":[134],"synthesized":[135],"it":[136,144],"2,4,8,,..1024-cores":[138],"FPGA":[140],"virtex-7":[141],"evaluated":[143],"on":[145],"several":[146],"programs.":[148],"The":[149,223],"synthesis":[150],"results":[151,224],"execution":[154],"measurements":[155],"show":[156],"that,":[157],"FPGA,":[160],"problematic":[162],"aspects":[163],"this":[165,195,214],"construction":[166],"can":[167],"resolved.":[169],"For":[170],"example,":[171],"unlike":[172],"ASICs,":[173],"growing":[175],"complexity":[176],"absorbed":[182],"FPGA's":[185],"routing":[186,191],"grid":[187],"its":[190,217],"mechanism.":[192],"makes":[194],"type":[196],"particularly":[199],"suitable":[200],"FPGAs.":[202],"32-bits":[205],"modified":[206],"PACOBLAZE":[207],"tested":[210],"different":[211],"parameters":[212],"architecture":[215],"verifying":[216],"ability":[218],"achieve":[220],"speedups.":[222],"suggest":[225],"that":[226,243],"re-hashing":[227],"essential":[230],"hash-function":[233],"suffice":[234],"(compared":[235],"family":[238],"universal":[240],"hash":[241],"functions":[242],"construction).":[249]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}