{"id":"https://openalex.org/W2024000605","doi":"https://doi.org/10.1145/2540708.2540738","title":"Allocating rotating registers by scheduling","display_name":"Allocating rotating registers by scheduling","publication_year":2013,"publication_date":"2013-12-07","ids":{"openalex":"https://openalex.org/W2024000605","doi":"https://doi.org/10.1145/2540708.2540738","mag":"2024000605"},"language":"en","primary_location":{"id":"doi:10.1145/2540708.2540738","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2540708.2540738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023962594","display_name":"Hongbo Rong","orcid":"https://orcid.org/0000-0002-3275-7791"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hongbo Rong","raw_affiliation_strings":["Intel Labs","Programming Systems Lab Intel Labs"],"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Programming Systems Lab Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012994918","display_name":"Hyunchul Park","orcid":"https://orcid.org/0000-0002-4025-6153"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyunchul Park","raw_affiliation_strings":["Intel Labs","Programming Systems Lab Intel Labs"],"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Programming Systems Lab Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100663631","display_name":"Cheng Wang","orcid":"https://orcid.org/0000-0003-2712-7362"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng Wang","raw_affiliation_strings":["Intel Labs","Programming Systems Lab Intel Labs"],"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Programming Systems Lab Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101174906","display_name":"Youfeng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Youfeng Wu","raw_affiliation_strings":["Intel Labs","Programming Systems Lab Intel Labs"],"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Programming Systems Lab Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5023962594"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.2608,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79716097,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"346","last_page":"358"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8486322164535522},{"id":"https://openalex.org/keywords/alias","display_name":"Alias","score":0.7881414890289307},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7809535264968872},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.7324709296226501},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6322956681251526},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5646206140518188},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5547199249267578},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.49837660789489746},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4551451504230499},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.44933387637138367},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.4349295496940613},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.43379735946655273},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3968515694141388},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.347247838973999},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24467235803604126},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23587638139724731},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2124350666999817},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.16802674531936646},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.13002291321754456},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.0986776053905487},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.08875960111618042},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.07728075981140137},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.06990030407905579}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8486322164535522},{"id":"https://openalex.org/C46681722","wikidata":"https://www.wikidata.org/wiki/Q4725589","display_name":"Alias","level":2,"score":0.7881414890289307},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7809535264968872},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.7324709296226501},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6322956681251526},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5646206140518188},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5547199249267578},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.49837660789489746},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4551451504230499},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.44933387637138367},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.4349295496940613},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.43379735946655273},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3968515694141388},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.347247838973999},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24467235803604126},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23587638139724731},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2124350666999817},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.16802674531936646},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.13002291321754456},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0986776053905487},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.08875960111618042},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.07728075981140137},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.06990030407905579},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2540708.2540738","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2540708.2540738","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1481404253","https://openalex.org/W1982602839","https://openalex.org/W2012512596","https://openalex.org/W2038999733","https://openalex.org/W2046368000","https://openalex.org/W2054652902","https://openalex.org/W2075137135","https://openalex.org/W2083264194","https://openalex.org/W2105201161","https://openalex.org/W2106473597","https://openalex.org/W2116299797","https://openalex.org/W2132929529","https://openalex.org/W2140311411","https://openalex.org/W2144726606","https://openalex.org/W2148865465","https://openalex.org/W2157758640","https://openalex.org/W2160757927","https://openalex.org/W2170713926","https://openalex.org/W3148529197","https://openalex.org/W4232919122","https://openalex.org/W4240874773","https://openalex.org/W4249499534"],"related_works":["https://openalex.org/W3022691489","https://openalex.org/W2165125411","https://openalex.org/W2000718530","https://openalex.org/W2104554143","https://openalex.org/W2581286023","https://openalex.org/W2554856125","https://openalex.org/W2054117411","https://openalex.org/W4240994858","https://openalex.org/W1506246762","https://openalex.org/W2161016424"],"abstract_inverted_index":{"A":[0],"rotating":[1],"alias":[2],"register":[3],"file":[4],"is":[5,35],"a":[6],"scalable":[7],"hardware":[8],"support":[9],"to":[10,26,38,41],"detect":[11],"memory":[12],"aliases":[13],"at":[14],"run-time.":[15],"It":[16],"has":[17],"been":[18],"shown":[19],"that":[20],"it":[21,34,40],"can":[22],"enable":[23],"instruction-level":[24],"parallelism":[25],"be":[27],"effectively":[28],"exploited":[29],"from":[30],"sequential":[31],"code.":[32],"Yet":[33],"unknown":[36],"how":[37],"apply":[39],"loops.":[42]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}