{"id":"https://openalex.org/W2131490969","doi":"https://doi.org/10.1145/2540708.2540734","title":"Imbalanced cache partitioning for balanced data-parallel programs","display_name":"Imbalanced cache partitioning for balanced data-parallel programs","publication_year":2013,"publication_date":"2013-12-07","ids":{"openalex":"https://openalex.org/W2131490969","doi":"https://doi.org/10.1145/2540708.2540734","mag":"2131490969"},"language":"en","primary_location":{"id":"doi:10.1145/2540708.2540734","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2540708.2540734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005242276","display_name":"Abhisek Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhisek Pan","raw_affiliation_strings":["Purdue University, West Lafayette, IN","School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110871804","display_name":"Vijay S. Pai","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijay S. Pai","raw_affiliation_strings":["Purdue University, West Lafayette, IN","School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":3.1727,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.9191493,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"297","last_page":"309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8777302503585815},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8400813341140747},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6599613428115845},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5643172264099121},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5595062971115112},{"id":"https://openalex.org/keywords/computer-multitasking","display_name":"Computer multitasking","score":0.5466412305831909},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5416600704193115},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5107192993164062},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.433728963136673},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4316667914390564},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4227215349674225},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.42135417461395264},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3463370203971863},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3209574222564697},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.30128014087677}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8777302503585815},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8400813341140747},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6599613428115845},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5643172264099121},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5595062971115112},{"id":"https://openalex.org/C154556556","wikidata":"https://www.wikidata.org/wiki/Q192969","display_name":"Computer multitasking","level":2,"score":0.5466412305831909},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5416600704193115},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5107192993164062},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.433728963136673},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4316667914390564},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4227215349674225},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.42135417461395264},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3463370203971863},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3209574222564697},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.30128014087677},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2540708.2540734","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2540708.2540734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3495649860","display_name":null,"funder_award_id":"CNS-0751153, CNS-1117726, OCI-1216809","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"},{"id":"https://openalex.org/G3971959235","display_name":null,"funder_award_id":"DE-FC02-12ER26104","funder_id":"https://openalex.org/F4320306084","funder_display_name":"U.S. Department of Energy"},{"id":"https://openalex.org/G7603344759","display_name":null,"funder_award_id":"CNS-0751153, CNS-1117726, OCI-1216809","funder_id":"https://openalex.org/F4320337377","funder_display_name":"Office of Advanced Cyberinfrastructure"}],"funders":[{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"},{"id":"https://openalex.org/F4320337377","display_name":"Office of Advanced Cyberinfrastructure","ror":"https://ror.org/04nh1dc89"},{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W21782772","https://openalex.org/W1206239176","https://openalex.org/W1483525642","https://openalex.org/W1574846734","https://openalex.org/W1664707389","https://openalex.org/W1965100924","https://openalex.org/W1967474856","https://openalex.org/W1980419087","https://openalex.org/W1981756989","https://openalex.org/W1984624033","https://openalex.org/W2010843180","https://openalex.org/W2018052702","https://openalex.org/W2020035025","https://openalex.org/W2024717934","https://openalex.org/W2032616619","https://openalex.org/W2059992278","https://openalex.org/W2091250014","https://openalex.org/W2101587002","https://openalex.org/W2104840748","https://openalex.org/W2117837301","https://openalex.org/W2129816520","https://openalex.org/W2130327500","https://openalex.org/W2132366470","https://openalex.org/W2135056392","https://openalex.org/W2135089498","https://openalex.org/W2136980559","https://openalex.org/W2141170493","https://openalex.org/W2143773524","https://openalex.org/W2144222366","https://openalex.org/W2144941482","https://openalex.org/W2148311634","https://openalex.org/W2150881394","https://openalex.org/W2155131419","https://openalex.org/W2155168119","https://openalex.org/W2160996172","https://openalex.org/W2161381115","https://openalex.org/W2164264749","https://openalex.org/W2164705534","https://openalex.org/W2167579602","https://openalex.org/W2168102371","https://openalex.org/W2169875292","https://openalex.org/W4241057782"],"related_works":["https://openalex.org/W2031173804","https://openalex.org/W3085471909","https://openalex.org/W2363769136","https://openalex.org/W2020176098","https://openalex.org/W2098406302","https://openalex.org/W4252570104","https://openalex.org/W1521560174","https://openalex.org/W2290179447","https://openalex.org/W2123859627","https://openalex.org/W2057019356"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"partitioning":[3],"the":[4,12,35],"ways":[5],"of":[6,14,37],"a":[7,15,21,32,70],"shared":[8],"last-level":[9],"cache":[10],"among":[11],"threads":[13,30,56],"symmetric":[16],"data-parallel":[17,73],"application":[18],"running":[19],"on":[20,26],"chip-multiprocessor.":[22],"Unlike":[23],"prior":[24],"work":[25],"way-partitioning":[27],"for":[28,69],"unrelated":[29],"in":[31],"multiprogramming":[33],"workload,":[34],"domain":[36],"multithreaded":[38],"programs":[39],"requires":[40],"both":[41],"throughput":[42],"and":[43,61],"fairness.":[44],"Additionally,":[45],"our":[46],"workloads":[47],"show":[48],"no":[49],"obvious":[50],"thread":[51],"differences":[52],"to":[53],"exploit:":[54],"program":[55],"see":[57],"nearly":[58],"identical":[59],"IPC":[60],"data":[62],"reuse":[63],"as":[64],"they":[65],"progress":[66],"(as":[67],"expected":[68],"well-written":[71],"load-balanced":[72],"program).":[74]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}