{"id":"https://openalex.org/W2142699925","doi":"https://doi.org/10.1145/2540708.2540721","title":"Use it or lose it","display_name":"Use it or lose it","publication_year":2013,"publication_date":"2013-12-07","ids":{"openalex":"https://openalex.org/W2142699925","doi":"https://doi.org/10.1145/2540708.2540721","mag":"2142699925"},"language":"en","primary_location":{"id":"doi:10.1145/2540708.2540721","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2540708.2540721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100388393","display_name":"Hyungjun Kim","orcid":"https://orcid.org/0009-0003-5078-4405"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hyungjun Kim","raw_affiliation_strings":["Texas A&M University","Department of Electrical and Computer Engineering,Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering,Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112429974","display_name":"A. Vitkovskiy","orcid":null},"institutions":[{"id":"https://openalex.org/I163151358","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94","country_code":"CY","type":"education","lineage":["https://openalex.org/I163151358"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Arseniy Vitkovskiy","raw_affiliation_strings":["Cyprus University of Technology","Dept. of Electrical Eng., Computer Eng. and Informatics, Cyprus University of Technology#TAB#"],"affiliations":[{"raw_affiliation_string":"Cyprus University of Technology","institution_ids":["https://openalex.org/I163151358"]},{"raw_affiliation_string":"Dept. of Electrical Eng., Computer Eng. and Informatics, Cyprus University of Technology#TAB#","institution_ids":["https://openalex.org/I163151358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082578661","display_name":"Paul V. Gratz","orcid":"https://orcid.org/0000-0001-7120-7189"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul V. Gratz","raw_affiliation_strings":["Texas A&M University","Department of Electrical and Computer Engineering,Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering,Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020344922","display_name":"Vassos Soteriou","orcid":"https://orcid.org/0000-0002-2818-0459"},"institutions":[{"id":"https://openalex.org/I163151358","display_name":"Cyprus University of Technology","ror":"https://ror.org/05qt8tf94","country_code":"CY","type":"education","lineage":["https://openalex.org/I163151358"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Vassos Soteriou","raw_affiliation_strings":["Cyprus University of Technology","Dept. of Electrical Eng., Computer Eng. and Informatics, Cyprus University of Technology#TAB#"],"affiliations":[{"raw_affiliation_string":"Cyprus University of Technology","institution_ids":["https://openalex.org/I163151358"]},{"raw_affiliation_string":"Dept. of Electrical Eng., Computer Eng. and Informatics, Cyprus University of Technology#TAB#","institution_ids":["https://openalex.org/I163151358"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100388393"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":6.8867,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.97282409,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"136","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6730065941810608},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6424716711044312},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.590844452381134},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.559968113899231},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5434934496879578},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5361575484275818},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5179471373558044},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.48718708753585815},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.449144184589386},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.43747708201408386},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.436050683259964},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.42685675621032715},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.34616562724113464},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18303006887435913},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1747649908065796},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15748098492622375},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.12823572754859924},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12759506702423096}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6730065941810608},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6424716711044312},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.590844452381134},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.559968113899231},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5434934496879578},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5361575484275818},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5179471373558044},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.48718708753585815},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.449144184589386},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.43747708201408386},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.436050683259964},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.42685675621032715},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.34616562724113464},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18303006887435913},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1747649908065796},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15748098492622375},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.12823572754859924},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12759506702423096},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2540708.2540721","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2540708.2540721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7400000095367432,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W147650083","https://openalex.org/W148021875","https://openalex.org/W1975295215","https://openalex.org/W2006500015","https://openalex.org/W2041626447","https://openalex.org/W2043496087","https://openalex.org/W2050316739","https://openalex.org/W2054002802","https://openalex.org/W2065288660","https://openalex.org/W2083451059","https://openalex.org/W2097045846","https://openalex.org/W2097501715","https://openalex.org/W2097560795","https://openalex.org/W2099828501","https://openalex.org/W2100661413","https://openalex.org/W2110945779","https://openalex.org/W2113115586","https://openalex.org/W2114172921","https://openalex.org/W2115016937","https://openalex.org/W2123184444","https://openalex.org/W2126679074","https://openalex.org/W2129181227","https://openalex.org/W2134067926","https://openalex.org/W2134211905","https://openalex.org/W2134615643","https://openalex.org/W2136066624","https://openalex.org/W2141565132","https://openalex.org/W2144709243","https://openalex.org/W2145555097","https://openalex.org/W2147657366","https://openalex.org/W2150056343","https://openalex.org/W2151039403","https://openalex.org/W2164529645","https://openalex.org/W2165071510","https://openalex.org/W2167678606","https://openalex.org/W2169875292","https://openalex.org/W3148731126","https://openalex.org/W6605987033","https://openalex.org/W6666628643"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2040141307","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2472457643","https://openalex.org/W2510977931","https://openalex.org/W2091258882","https://openalex.org/W4223912195"],"abstract_inverted_index":{"Moore's":[0],"Law":[1],"scaling":[2],"is":[3,39,189],"continuing":[4],"to":[5,17,44,51,57,126,158,180],"yield":[6],"even":[7,26,130],"higher":[8],"transistor":[9],"density":[10],"with":[11,23,77,191],"each":[12],"succeeding":[13],"process":[14,37],"generation,":[15],"leading":[16],"today's":[18],"multi-core":[19],"Chip":[20],"Multi-Processors":[21],"(CMPs)":[22],"tens":[24],"or":[25,31,129,140,230],"hundreds":[27],"of":[28,82,92,193,233],"interconnected":[29],"cores":[30],"tiles.":[32],"Unfortunately,":[33],"deep":[34],"sub-micron":[35],"CMOS":[36],"technology":[38],"marred":[40],"by":[41,163],"increasing":[42],"susceptibility":[43],"wearout.":[45],"Prolonged":[46],"operational":[47],"stress":[48],"gives":[49],"rise":[50],"accelerated":[52],"wearout":[53,91,183],"and":[54,67,154],"failure,":[55],"due":[56,157],"several":[58],"physical":[59],"failure":[60,74],"mechanisms,":[61],"including":[62],"Hot":[63],"Carrier":[64],"Injection":[65],"(HCI)":[66],"Negative":[68],"Bias":[69],"Temperature":[70],"Instability":[71],"(NBTI).":[72],"Each":[73],"mechanism":[75],"correlates":[76],"different":[78],"usage-based":[79],"stresses,":[80],"all":[81],"which":[83,212],"can":[84],"eventually":[85],"generate":[86],"permanent":[87],"faults.":[88],"While":[89],"the":[90,105,111,118,137,159,168,185,197,234,241],"an":[93],"individual":[94],"core":[95],"in":[96,110,184,196,211,248],"many-core":[97],"CMPs":[98],"may":[99],"not":[100],"necessarily":[101],"be":[102],"catastrophic":[103],"for":[104,152],"system,":[106],"a":[107,207,245],"single":[108],"fault":[109],"inter-processor":[112],"Network-on-Chip":[113],"(NoC)":[114],"fabric":[115],"could":[116,124],"render":[117],"entire":[119],"chip":[120],"useless,":[121],"as":[122,136],"it":[123],"lead":[125],"protocol-level":[127],"deadlocks,":[128],"partition":[131],"away":[132],"vital":[133],"components":[134,220],"such":[135],"memory":[138],"controller":[139],"other":[141],"critical":[142,149],"I/O.":[143],"In":[144],"this":[145,175],"paper,":[146],"we":[147],"develop":[148,206],"path":[150],"models":[151],"HCI-":[153],"NBTI-induced":[155],"wear":[156],"actual":[160],"stresses":[161],"caused":[162],"real":[164],"workloads,":[165],"applied":[166],"onto":[167],"interconnect":[169,188],"microarchitecture.":[170],"A":[171],"key":[172],"finding":[173],"from":[174],"modeling":[176],"being":[177],"that,":[178],"counter":[179],"prevailing":[181],"wisdom,":[182],"CMP":[186,249],"on-chip":[187],"correlated":[190],"lack":[192],"load":[194,216],"observed":[195],"NoC":[198],"routers,":[199],"rather":[200],"than":[201],"high":[202],"load.":[203],"We":[204,237],"then":[205],"novel":[208],"wearout-decelerating":[209],"scheme":[210],"routers":[213],"under":[214],"low":[215],"have":[217],"their":[218],"wearout-sensitive":[219],"exercised,":[221],"without":[222],"significantly":[223],"impacting":[224],"cycle":[225],"time,":[226],"pipeline":[227],"depth,":[228],"area":[229],"power":[231],"consumption":[232],"overall":[235],"router.":[236],"subsequently":[238],"show":[239],"that":[240],"proposed":[242],"design":[243],"yields":[244],"13.8x-65x":[246],"increase":[247],"lifetime.":[250]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}