{"id":"https://openalex.org/W2109841315","doi":"https://doi.org/10.1145/2535935","title":"An Analytical Model for Evaluating Static Power of Homogeneous FPGA Architectures","display_name":"An Analytical Model for Evaluating Static Power of Homogeneous FPGA Architectures","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2109841315","doi":"https://doi.org/10.1145/2535935","mag":"2109841315"},"language":"en","primary_location":{"id":"doi:10.1145/2535935","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2535935","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048384811","display_name":"Yoon Kah Leow","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yoon Kah Leow","raw_affiliation_strings":["University of Arizona"],"affiliations":[{"raw_affiliation_string":"University of Arizona","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080974820","display_name":"Ali Akoglu","orcid":"https://orcid.org/0000-0001-7982-8991"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Akoglu","raw_affiliation_strings":["University of Arizona"],"affiliations":[{"raw_affiliation_string":"University of Arizona","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033963010","display_name":"Susan Lysecky","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Susan Lysecky","raw_affiliation_strings":["University of Arizona"],"affiliations":[{"raw_affiliation_string":"University of Arizona","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048384811"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62799882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6","issue":"4","first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8596835136413574},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.803726077079773},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7546223402023315},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7163560390472412},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5384798645973206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48686283826828003},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.46454381942749023},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.45118388533592224},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.44673725962638855},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4184149205684662},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08278641104698181}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8596835136413574},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.803726077079773},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7546223402023315},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7163560390472412},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5384798645973206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48686283826828003},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.46454381942749023},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.45118388533592224},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.44673725962638855},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4184149205684662},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08278641104698181},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2535935","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2535935","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W142798423","https://openalex.org/W1508911948","https://openalex.org/W1511688816","https://openalex.org/W1598341975","https://openalex.org/W1719300925","https://openalex.org/W1943183861","https://openalex.org/W1970296212","https://openalex.org/W1977850862","https://openalex.org/W1989477191","https://openalex.org/W1991530123","https://openalex.org/W1996478743","https://openalex.org/W2010988671","https://openalex.org/W2020640915","https://openalex.org/W2029853052","https://openalex.org/W2039288205","https://openalex.org/W2096185144","https://openalex.org/W2096424065","https://openalex.org/W2097521167","https://openalex.org/W2101356024","https://openalex.org/W2102666576","https://openalex.org/W2105715355","https://openalex.org/W2106290133","https://openalex.org/W2106814045","https://openalex.org/W2111158608","https://openalex.org/W2111756578","https://openalex.org/W2131862714","https://openalex.org/W2137917061","https://openalex.org/W2138383740","https://openalex.org/W2138840350","https://openalex.org/W2139637699","https://openalex.org/W2144321909","https://openalex.org/W2145508066","https://openalex.org/W2155316178","https://openalex.org/W2911708692","https://openalex.org/W2912450397","https://openalex.org/W2914931491","https://openalex.org/W3146790333","https://openalex.org/W4234168281","https://openalex.org/W4238913942"],"related_works":["https://openalex.org/W2004826944","https://openalex.org/W4237150254","https://openalex.org/W1158494251","https://openalex.org/W2140555705","https://openalex.org/W2142451827","https://openalex.org/W2376977248","https://openalex.org/W2109841315","https://openalex.org/W1811265579","https://openalex.org/W1531481226","https://openalex.org/W2096445089"],"abstract_inverted_index":{"As":[0],"capacity":[1],"of":[2,85,103,113,147],"the":[3,14,37,74,118,123,130,141,145],"field-programmable":[4],"gate":[5],"arrays":[6],"(FPGAs)":[7],"continues":[8],"to":[9,57,117,143,156],"increase,":[10],"power":[11,33,39,62,76,153],"dissipated":[12],"in":[13,40],"logic":[15,88],"and":[16,87,105,138],"routing":[17,86],"resources":[18],"has":[19],"become":[20],"a":[21,78,92,106],"critical":[22],"concern":[23],"for":[24,51,77],"FPGA":[25,55,61,80,139],"architects.":[26],"Recent":[27],"studies":[28],"have":[29],"shown":[30],"that":[31],"static":[32,58,75,152],"is":[34],"fast":[35],"approaching":[36],"dynamic":[38],"submicron":[41],"devices.":[42],"In":[43],"this":[44],"article,":[45],"we":[46],"propose":[47],"an":[48,98],"analytical":[49],"model":[50,72,134],"relating":[52],"homogeneous":[53],"island-style-based":[54],"architecture":[56,81],"power.":[59],"Current":[60],"models":[63],"are":[64],"tightly":[65],"coupled":[66],"with":[67,115],"CAD":[68],"tools.":[69],"Our":[70,133],"CAD-independent":[71],"captures":[73],"given":[79],"based":[82],"on":[83,151],"estimates":[84],"resource":[89],"utilizations":[90],"from":[91],"pre-technology":[93],"mapped":[94],"netlist.":[95],"We":[96],"observe":[97],"average":[99],"correlation":[100],"ratio":[101],"(C-Ratio)":[102],"95%":[104],"minimum":[107],"absolute":[108],"percentage":[109],"error":[110],"(MAPE)":[111],"rate":[112],"15%":[114],"respect":[116],"experimental":[119],"results":[120],"generated":[121],"by":[122],"Versatile":[124],"Placement":[125],"Routing":[126],"(VPR)":[127],"tool":[128],"over":[129],"MCNC":[131],"benchmarks.":[132],"offers":[135],"application":[136],"engineers":[137],"architects":[140],"capability":[142],"evaluate":[144],"impact":[146],"their":[148],"design":[149],"choices":[150],"without":[154],"having":[155],"go":[157],"through":[158],"CAD-intensive":[159],"investigations.":[160]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}