{"id":"https://openalex.org/W2102826167","doi":"https://doi.org/10.1145/2535753.2535756","title":"Maximizing the performance of irregular applications on multithreaded, NUMA systems","display_name":"Maximizing the performance of irregular applications on multithreaded, NUMA systems","publication_year":2013,"publication_date":"2013-11-17","ids":{"openalex":"https://openalex.org/W2102826167","doi":"https://doi.org/10.1145/2535753.2535756","mag":"2102826167"},"language":"en","primary_location":{"id":"doi:10.1145/2535753.2535756","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2535753.2535756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd Workshop on Irregular Applications: Architectures and Algorithms","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089801879","display_name":"Guojing Cong","orcid":"https://orcid.org/0000-0003-0850-7714"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Guojing Cong","raw_affiliation_strings":["IBM TJ Watson Research Center, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"IBM TJ Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103577287","display_name":"Hui-Fang Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huifang Wen","raw_affiliation_strings":["IBM TJ Watson Research Center, Yorktown Heights, NY"],"affiliations":[{"raw_affiliation_string":"IBM TJ Watson Research Center, Yorktown Heights, NY","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089801879"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":0.6304,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71234711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8635721802711487},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7112064957618713},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6547293663024902},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5995398759841919},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5954452157020569},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.4761890470981598},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.46398404240608215},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4261385202407837},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42521804571151733},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.415622740983963},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.38207298517227173},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.3124421238899231},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2678745687007904}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8635721802711487},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7112064957618713},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6547293663024902},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5995398759841919},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5954452157020569},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.4761890470981598},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.46398404240608215},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4261385202407837},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42521804571151733},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.415622740983963},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38207298517227173},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.3124421238899231},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2678745687007904},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/2535753.2535756","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2535753.2535756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd Workshop on Irregular Applications: Architectures and Algorithms","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1982632559","https://openalex.org/W1985870608","https://openalex.org/W2004350101","https://openalex.org/W2022117185","https://openalex.org/W2026842524","https://openalex.org/W2041083729","https://openalex.org/W2043340768","https://openalex.org/W2093852742","https://openalex.org/W2112121929","https://openalex.org/W2116904467","https://openalex.org/W2131264486","https://openalex.org/W2132260309","https://openalex.org/W2150446161","https://openalex.org/W2154995125"],"related_works":["https://openalex.org/W2115561485","https://openalex.org/W1985089255","https://openalex.org/W2010970156","https://openalex.org/W2153202644","https://openalex.org/W2105895556","https://openalex.org/W2733115356","https://openalex.org/W2377593213","https://openalex.org/W4235861380","https://openalex.org/W2106625514","https://openalex.org/W3089467468"],"abstract_inverted_index":{"In":[0],"modern":[1],"shared-memory":[2],"systems,":[3],"the":[4,23,32,39],"communication":[5],"latency":[6],"and":[7,28],"available":[8],"resources":[9],"for":[10],"a":[11],"group":[12],"of":[13,25,34,41],"logical":[14,45],"processors":[15],"are":[16],"determined":[17],"by":[18],"their":[19],"relative":[20],"position":[21],"in":[22],"hierarchy":[24],"chips,":[26],"cores,":[27],"hardware":[29],"threads.":[30],"Thus":[31],"performance":[33],"multithreaded":[35],"applications":[36],"varies":[37],"with":[38],"mapping":[40],"software":[42],"threads":[43],"to":[44],"processors.":[46]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}