{"id":"https://openalex.org/W2164996477","doi":"https://doi.org/10.1145/2527792.2527799","title":"Exploring storage class memory with key value stores","display_name":"Exploring storage class memory with key value stores","publication_year":2013,"publication_date":"2013-11-03","ids":{"openalex":"https://openalex.org/W2164996477","doi":"https://doi.org/10.1145/2527792.2527799","mag":"2164996477"},"language":"en","primary_location":{"id":"doi:10.1145/2527792.2527799","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2527792.2527799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st Workshop on Interactions of NVM/FLASH with Operating Systems and Workloads","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005835073","display_name":"Katelin Bailey","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Katelin A. Bailey","raw_affiliation_strings":["University of Washington, Seattle, WA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015237717","display_name":"Peter Hornyack","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Hornyack","raw_affiliation_strings":["University of Washington, Seattle, WA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081914923","display_name":"Lu\u00eds Ceze","orcid":"https://orcid.org/0000-0002-1377-6217"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luis Ceze","raw_affiliation_strings":["University of Washington, Seattle, WA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008806543","display_name":"Steven D. Gribble","orcid":"https://orcid.org/0000-0002-2624-2142"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven D. Gribble","raw_affiliation_strings":["University of Washington, Seattle, WA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069107397","display_name":"Henry M. Levy","orcid":"https://orcid.org/0009-0008-7786-8541"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Henry M. Levy","raw_affiliation_strings":["University of Washington, Seattle, WA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7495017647743225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6704673171043396},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6318143606185913},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.5845493078231812},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.581342339515686},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.57452392578125},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.5638824701309204},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5335984826087952},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5283095240592957},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4254152476787567},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4021582305431366},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.3986876308917999},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.39223384857177734},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27177855372428894},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26212257146835327},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20399126410484314},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.1738223433494568}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7495017647743225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6704673171043396},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6318143606185913},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.5845493078231812},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.581342339515686},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.57452392578125},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.5638824701309204},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5335984826087952},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5283095240592957},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4254152476787567},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4021582305431366},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.3986876308917999},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.39223384857177734},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27177855372428894},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26212257146835327},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20399126410484314},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.1738223433494568},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2527792.2527799","is_oa":false,"landing_page_url":"https://doi.org/10.1145/2527792.2527799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st Workshop on Interactions of NVM/FLASH with Operating Systems and Workloads","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.674.8610","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.674.8610","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://homes.cs.washington.edu/%7Eluisceze/publications/bailey-inflow13.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1638972138","display_name":null,"funder_award_id":"CNS-1217597, CNS-1016477","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"},{"id":"https://openalex.org/G2763774784","display_name":null,"funder_award_id":"DGE-0718124","funder_id":"https://openalex.org/F4320337368","funder_display_name":"Division of Graduate Education"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320309327","display_name":"Google","ror":"https://ror.org/00njsd438"},{"id":"https://openalex.org/F4320337368","display_name":"Division of Graduate Education","ror":"https://ror.org/00whkrf32"},{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W137525769","https://openalex.org/W308775487","https://openalex.org/W1564523715","https://openalex.org/W1567210335","https://openalex.org/W1838765419","https://openalex.org/W1845494277","https://openalex.org/W1883937078","https://openalex.org/W1981420413","https://openalex.org/W1987201308","https://openalex.org/W1993505169","https://openalex.org/W2028802049","https://openalex.org/W2048588974","https://openalex.org/W2070761976","https://openalex.org/W2077850713","https://openalex.org/W2097829252","https://openalex.org/W2101198401","https://openalex.org/W2110423232","https://openalex.org/W2112181056","https://openalex.org/W2113637091","https://openalex.org/W2114887958","https://openalex.org/W2115783104","https://openalex.org/W2117917070","https://openalex.org/W2142892618","https://openalex.org/W2142947709","https://openalex.org/W2149509741","https://openalex.org/W2150662965","https://openalex.org/W2151745115","https://openalex.org/W2153704625","https://openalex.org/W2157808045","https://openalex.org/W2165663045","https://openalex.org/W2166905397","https://openalex.org/W2193288339","https://openalex.org/W2293351723","https://openalex.org/W2624304035","https://openalex.org/W2913877777","https://openalex.org/W4251787433","https://openalex.org/W6639295956","https://openalex.org/W6696473490","https://openalex.org/W6758543619"],"related_works":["https://openalex.org/W4285257158","https://openalex.org/W2185519377","https://openalex.org/W2898989424","https://openalex.org/W4293159259","https://openalex.org/W2019862949","https://openalex.org/W2171888576","https://openalex.org/W2505369450","https://openalex.org/W1494152240","https://openalex.org/W919907138","https://openalex.org/W2349033888"],"abstract_inverted_index":{"In":[0],"the":[1,20],"near":[2,34],"future,":[3],"new":[4,49],"storage-class":[5],"memory":[6,13],"(SCM)":[7],"technologies":[8],"--":[9,16],"such":[10],"as":[11],"phase-change":[12],"and":[14,33,37],"memristors":[15],"will":[17,27,47],"radically":[18],"change":[19],"nature":[21],"of":[22],"long-term":[23],"storage.":[24],"These":[25],"devices":[26],"be":[28],"cheap,":[29],"non-volatile,":[30],"byte":[31],"addressable,":[32],"DRAM":[35],"density":[36],"speed.":[38],"While":[39],"SCM":[40],"offers":[41],"enormous":[42],"opportunities,":[43],"profiting":[44],"from":[45],"them":[46],"require":[48],"storage":[50],"systems":[51],"specifically":[52],"designed":[53],"for":[54],"SCM's":[55],"properties.":[56]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}