{"id":"https://openalex.org/W2015194563","doi":"https://doi.org/10.1145/2524211.2524216","title":"Consistent, durable, and safe memory management for byte-addressable non volatile main memory","display_name":"Consistent, durable, and safe memory management for byte-addressable non volatile main memory","publication_year":2013,"publication_date":"2013-11-03","ids":{"openalex":"https://openalex.org/W2015194563","doi":"https://doi.org/10.1145/2524211.2524216","mag":"2015194563"},"language":"en","primary_location":{"id":"doi:10.1145/2524211.2524216","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2524211.2524216","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2524211.2524216","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the First ACM SIGOPS Conference on Timely Results in Operating Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/2524211.2524216","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082058927","display_name":"Iulian Moraru","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Iulian Moraru","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085479490","display_name":"David G. Andersen","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David G. Andersen","raw_affiliation_strings":["Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052885090","display_name":"Michael Kaminsky","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Kaminsky","raw_affiliation_strings":["Intel Labs"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083532553","display_name":"Niraj H. Tolia","orcid":"https://orcid.org/0000-0002-2689-1337"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Niraj Tolia","raw_affiliation_strings":["Maginatics"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Maginatics","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011491987","display_name":"Parthasarathy Ranganathan","orcid":"https://orcid.org/0000-0002-9751-5902"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Parthasarathy Ranganathan","raw_affiliation_strings":["Google"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Google","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091073355","display_name":"Nathan Binkert","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nathan Binkert","raw_affiliation_strings":["Amiato"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amiato","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":10.7836,"has_fulltext":true,"cited_by_count":111,"citation_normalized_percentile":{"value":0.98544609,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8181865811347961},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6037281155586243},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5032505393028259},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4979720115661621},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4731213450431824},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.47190767526626587},{"id":"https://openalex.org/keywords/persistent-data-structure","display_name":"Persistent data structure","score":0.46605831384658813},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.46543943881988525},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.445195734500885},{"id":"https://openalex.org/keywords/consistency","display_name":"Consistency (knowledge bases)","score":0.4332010746002197},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4216018319129944},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40481117367744446},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3543938100337982},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.27159059047698975},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26702386140823364},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24539780616760254},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20717918872833252},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.18317517638206482},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.15359193086624146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10854434967041016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8181865811347961},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6037281155586243},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5032505393028259},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4979720115661621},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4731213450431824},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.47190767526626587},{"id":"https://openalex.org/C888380","wikidata":"https://www.wikidata.org/wiki/Q2427787","display_name":"Persistent data structure","level":2,"score":0.46605831384658813},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.46543943881988525},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.445195734500885},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.4332010746002197},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4216018319129944},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40481117367744446},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3543938100337982},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.27159059047698975},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26702386140823364},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24539780616760254},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20717918872833252},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.18317517638206482},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.15359193086624146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10854434967041016},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/2524211.2524216","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2524211.2524216","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2524211.2524216","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the First ACM SIGOPS Conference on Timely Results in Operating Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.433.7951","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.433.7951","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.tolia.org/files/pubs/trios2013.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/2524211.2524216","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2524211.2524216","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2524211.2524216","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the First ACM SIGOPS Conference on Timely Results in Operating Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G3269144072","display_name":null,"funder_award_id":"0964474","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320320952","display_name":"International Science and Technology Center","ror":"https://ror.org/03fn1w943"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2015194563.pdf","grobid_xml":"https://content.openalex.org/works/W2015194563.grobid-xml"},"referenced_works_count":35,"referenced_works":["https://openalex.org/W1500829088","https://openalex.org/W1567210335","https://openalex.org/W1573399142","https://openalex.org/W1878544538","https://openalex.org/W1899349177","https://openalex.org/W1911660734","https://openalex.org/W1988597627","https://openalex.org/W1995917378","https://openalex.org/W2016922549","https://openalex.org/W2032204694","https://openalex.org/W2070761976","https://openalex.org/W2100901045","https://openalex.org/W2105349588","https://openalex.org/W2112753327","https://openalex.org/W2113637091","https://openalex.org/W2128274900","https://openalex.org/W2132334337","https://openalex.org/W2134633067","https://openalex.org/W2138664028","https://openalex.org/W2143677609","https://openalex.org/W2147411585","https://openalex.org/W2147539449","https://openalex.org/W2149473197","https://openalex.org/W2150662965","https://openalex.org/W2152491655","https://openalex.org/W2153950928","https://openalex.org/W2154817671","https://openalex.org/W2155323584","https://openalex.org/W2157808045","https://openalex.org/W2166905397","https://openalex.org/W2170821637","https://openalex.org/W2188838890","https://openalex.org/W2526202524","https://openalex.org/W4231885549","https://openalex.org/W4239813889"],"related_works":["https://openalex.org/W2019862949","https://openalex.org/W4238754064","https://openalex.org/W2999811406","https://openalex.org/W2354036839","https://openalex.org/W2119668988","https://openalex.org/W4387008699","https://openalex.org/W4293159259","https://openalex.org/W2349033888","https://openalex.org/W1578129872","https://openalex.org/W4241595689"],"abstract_inverted_index":{"This":[0,80],"paper":[1,81],"presents":[2],"three":[3],"building":[4],"blocks":[5],"for":[6,17,84],"enabling":[7],"the":[8,23,27,57,70],"efficient":[9],"and":[10,30,44,73,95,113],"safe":[11],"design":[12],"of":[13,26,33,67,92,125],"persistent":[14,53],"data":[15,71],"stores":[16],"emerging":[18,34],"non-volatile":[19],"memory":[20,40,59,88],"technologies.":[21],"Taking":[22],"fullest":[24],"advantage":[25],"low":[28],"latency":[29],"high":[31],"bandwidths":[32],"memories":[35],"such":[36],"as":[37],"phase":[38],"change":[39],"(PCM),":[41],"spin":[42],"torque,":[43],"memristor":[45],"necessitates":[46],"a":[47,117],"serious":[48],"look":[49],"at":[50],"placing":[51],"these":[52,108],"storage":[54],"technologies":[55],"on":[56],"main":[58],"bus.":[60],"Doing":[61],"so,":[62],"however,":[63],"introduces":[64,82],"critical":[65],"challenges":[66],"not":[68],"sacrificing":[69],"reliability":[72],"consistency":[74],"that":[75,99,107],"users":[76],"demand":[77],"from":[78],"storage.":[79],"techniques":[83,109],"(1)":[85],"robust":[86],"wear-aware":[87],"allocation,":[89],"(2)":[90],"preventing":[91],"erroneous":[93],"writes,":[94],"(3)":[96],"consistency-preserving":[97],"updates":[98],"are":[100,110],"cache-efficient.":[101],"We":[102],"show":[103],"through":[104],"our":[105,126],"evaluation":[106],"efficiently":[111],"implementable":[112],"effective":[114],"by":[115],"demonstrating":[116],"B+-tree":[118],"implementation":[119],"modified":[120],"to":[121],"make":[122],"full":[123],"use":[124],"toolkit.":[127]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":18},{"year":2018,"cited_by_count":13},{"year":2017,"cited_by_count":19},{"year":2016,"cited_by_count":18},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}